Jordan Justen
|
d2a490d1d9
|
intel/genxml,isl: Add gen12 depth buffer changes
Reworks:
* Fix 3DSTATE_DEPTH_BUFFER "Surface Format" end in xml (Jason)
* Remove WM_HZ_OP changes (Nanley)
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Nanley Chery <nanley.g.chery@intel.com>
|
2019-10-17 14:47:22 -07:00 |
|
Jordan Justen
|
6c9f9a82d7
|
intel/genxml,isl: Add gen12 render surface state changes
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Nanley Chery <nanley.g.chery@intel.com>
|
2019-10-17 14:47:17 -07:00 |
|
Anuj Phogat
|
ee2bde5232
|
genxml/gen11+: Add COMMON_SLICE_CHICKEN4 register
Signed-off-by: Anuj Phogat <anuj.phogat@gmail.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
|
2019-09-11 11:29:37 -07:00 |
|
Jordan Justen
|
9790cfcefa
|
anv,iris: L3ALLOC register replaces L3CNTLREG for gen12
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
|
2019-09-06 13:11:25 -07:00 |
|
Jordan Justen
|
531563b64b
|
intel/genxml: Add gen12.xml as a copy of gen11.xml
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
|
2019-08-28 13:38:32 -07:00 |
|