fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-01 08:08:06 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

ac/nir/cdna: allow 16-bit coordinates

Browse source 
This can occur with the new compute blit shader.

Fixes: 30af861bff - radeonsi: restructure (rewrite) the compute blit shader

Acked-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/29852>
This commit is contained in:
Marek Olšák 2024-06-22 04:34:12 -04:00 • committed by Marge Bot
parent ee2400acf1
commit fec0a9fcdf
1 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/amd/common/ac_nir_lower_image_opcodes_cdna.c
View file

@ -53,6 +53,9 @@ static nir_def *lower_image_coords(nir_builder *b, nir_def *desc, nir_def *coord
unsigned num_coord_components = get_coord_components(dim, is_array);
nir_def *zero = nir_imm_int(b, 0);
if (coord->bit_size == 16)
coord = nir_u2u32(b, coord);
/* Get coordinates. */
nir_def *x = nir_channel(b, coord, 0);
nir_def *y = num_coord_components >= 2 ? nir_channel(b, coord, 1) : NULL;
@ -157,6 +160,9 @@ static nir_def *emulated_tex_level_zero(nir_builder *b, unsigned num_components,
nir_def *fp_one = nir_imm_floatN_t(b, 1, bit_size);
nir_def *coord[3] = {0};
if (coord_vec->bit_size == 16)
coord_vec = nir_f2f32(b, coord_vec);
assert(num_coord_components <= 3);
for (unsigned i = 0; i < num_coord_components; i++)
coord[i] = nir_channel(b, coord_vec, i);