fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-03-06 10:00:30 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

ir3: fix counting of repeated registers

Browse source 
(r) registers also have their wrmask set so the instruction's rpt field
should not be taken into account.

Signed-off-by: Job Noorman <jnoorman@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/28341>
This commit is contained in:
Job Noorman 2024-08-15 08:46:35 +02:00 • committed by Marge Bot
parent ddb0f5f4e6
commit fe09ea29b9
1 changed files with 1 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/freedreno/ir3/ir3.c
View file

@ -89,7 +89,6 @@ collect_reg_info(struct ir3_instruction *instr, struct ir3_register *reg,
struct ir3_info *info)
{
struct ir3_shader_variant *v = info->data;
unsigned repeat = instr->repeat;
if (reg->flags & IR3_REG_IMMED) {
/* nothing to do */
@ -100,10 +99,6 @@ collect_reg_info(struct ir3_instruction *instr, struct ir3_register *reg,
if (is_shared_consts(v->compiler, ir3_const_state(v), reg))
return;
if (!(reg->flags & IR3_REG_R)) {
repeat = 0;
}
unsigned components;
int16_t max;
@ -112,7 +107,7 @@ collect_reg_info(struct ir3_instruction *instr, struct ir3_register *reg,
max = (reg->array.base + components - 1);
} else {
components = util_last_bit(reg->wrmask);
max = (reg->num + repeat + components - 1);
max = (reg->num + components - 1);
}
if (reg->flags & IR3_REG_CONST) {