mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-24 15:20:10 +01:00
freedreno/a5xx: Move link_stream_out after VPC_VAR_DISABLE like on a6xx.
Since we've got issues on a5xx xfb that we don't on a6xx, I've been looking at making them line up a bit better. No change on tests. Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/8336>
This commit is contained in:
parent
3ca6387379
commit
fcecc21832
1 changed files with 3 additions and 3 deletions
|
|
@ -367,15 +367,15 @@ fd5_program_emit(struct fd_context *ctx, struct fd_ringbuffer *ring,
|
|||
struct ir3_shader_linkage l = {0};
|
||||
ir3_link_shaders(&l, s[VS].v, s[FS].v, true);
|
||||
|
||||
if (!emit->binning_pass)
|
||||
ir3_link_stream_out(&l, s[VS].v);
|
||||
|
||||
OUT_PKT4(ring, REG_A5XX_VPC_VAR_DISABLE(0), 4);
|
||||
OUT_RING(ring, ~l.varmask[0]); /* VPC_VAR[0].DISABLE */
|
||||
OUT_RING(ring, ~l.varmask[1]); /* VPC_VAR[1].DISABLE */
|
||||
OUT_RING(ring, ~l.varmask[2]); /* VPC_VAR[2].DISABLE */
|
||||
OUT_RING(ring, ~l.varmask[3]); /* VPC_VAR[3].DISABLE */
|
||||
|
||||
if (!emit->binning_pass)
|
||||
ir3_link_stream_out(&l, s[VS].v);
|
||||
|
||||
/* a5xx appends pos/psize to end of the linkage map: */
|
||||
if (pos_regid != regid(63,0))
|
||||
ir3_link_add(&l, pos_regid, 0xf, l.max_loc);
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue