fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-04-30 17:00:38 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 7

broadcom/compiler: add a v3d_qpu_writes_accum helper

Browse source 
We have helpers to check if an instruction writes to specific
accumulators. This one will check if it writes any of the general
purpose accumulators, which will come in handy in a follow-up
patch.

Reviewed-by: Alejandro Piñeiro <apinheiro@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/9825>
This commit is contained in:
Iago Toral Quiroga 2021-03-24 10:36:10 +01:00 • committed by Marge Bot
parent 640e8cb3dc
commit f68f209e39
2 changed files with 45 additions and 30 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

73
src/broadcom/qpu/qpu_instr.c
View file

@ -794,26 +794,33 @@ v3d_qpu_uses_vpm(const struct v3d_qpu_instr *inst)
v3d_qpu_waits_vpm(inst);
}
static bool
qpu_writes_magic_waddr_explicitly(const struct v3d_device_info *devinfo,
const struct v3d_qpu_instr *inst,
uint32_t waddr)
{
if (inst->type == V3D_QPU_INSTR_TYPE_ALU) {
if (inst->alu.add.magic_write && inst->alu.add.waddr == waddr)
return true;
if (inst->alu.mul.magic_write && inst->alu.mul.waddr == waddr)
return true;
}
if (v3d_qpu_sig_writes_address(devinfo, &inst->sig) &&
inst->sig_magic && inst->sig_addr == waddr) {
return true;
}
return false;
}
bool
v3d_qpu_writes_r3(const struct v3d_device_info *devinfo,
const struct v3d_qpu_instr *inst)
{
if (inst->type == V3D_QPU_INSTR_TYPE_ALU) {
if (inst->alu.add.magic_write &&
inst->alu.add.waddr == V3D_QPU_WADDR_R3) {
return true;
}
if (inst->alu.mul.magic_write &&
inst->alu.mul.waddr == V3D_QPU_WADDR_R3) {
return true;
}
}
if (v3d_qpu_sig_writes_address(devinfo, &inst->sig) &&
inst->sig_magic && inst->sig_addr == V3D_QPU_WADDR_R3) {
if (qpu_writes_magic_waddr_explicitly(devinfo, inst, V3D_QPU_WADDR_R3))
return true;
}
return (devinfo->ver < 41 && inst->sig.ldvary) || inst->sig.ldvpm;
}
@ -850,26 +857,32 @@ bool
v3d_qpu_writes_r5(const struct v3d_device_info *devinfo,
const struct v3d_qpu_instr *inst)
{
if (inst->type == V3D_QPU_INSTR_TYPE_ALU) {
if (inst->alu.add.magic_write &&
inst->alu.add.waddr == V3D_QPU_WADDR_R5) {
return true;
}
if (inst->alu.mul.magic_write &&
inst->alu.mul.waddr == V3D_QPU_WADDR_R5) {
return true;
}
}
if (v3d_qpu_sig_writes_address(devinfo, &inst->sig) &&
inst->sig_magic && inst->sig_addr == V3D_QPU_WADDR_R5) {
if (qpu_writes_magic_waddr_explicitly(devinfo, inst, V3D_QPU_WADDR_R5))
return true;
}
return inst->sig.ldvary || inst->sig.ldunif || inst->sig.ldunifa;
}
bool
v3d_qpu_writes_accum(const struct v3d_device_info *devinfo,
const struct v3d_qpu_instr *inst)
{
if (v3d_qpu_writes_r5(devinfo, inst))
return true;
if (v3d_qpu_writes_r4(devinfo, inst))
return true;
if (v3d_qpu_writes_r3(devinfo, inst))
return true;
if (qpu_writes_magic_waddr_explicitly(devinfo, inst, V3D_QPU_WADDR_R2))
return true;
if (qpu_writes_magic_waddr_explicitly(devinfo, inst, V3D_QPU_WADDR_R1))
return true;
if (qpu_writes_magic_waddr_explicitly(devinfo, inst, V3D_QPU_WADDR_R0))
return true;
return false;
}
bool
v3d_qpu_uses_mux(const struct v3d_qpu_instr *inst, enum v3d_qpu_mux mux)
{

2
src/broadcom/qpu/qpu_instr.h
View file

@ -462,6 +462,8 @@ bool v3d_qpu_writes_r4(const struct v3d_device_info *devinfo,
const struct v3d_qpu_instr *instr) ATTRIBUTE_CONST;
bool v3d_qpu_writes_r5(const struct v3d_device_info *devinfo,
const struct v3d_qpu_instr *instr) ATTRIBUTE_CONST;
bool v3d_qpu_writes_accum(const struct v3d_device_info *devinfo,
const struct v3d_qpu_instr *inst) ATTRIBUTE_CONST;
bool v3d_qpu_waits_on_tmu(const struct v3d_qpu_instr *inst) ATTRIBUTE_CONST;
bool v3d_qpu_uses_mux(const struct v3d_qpu_instr *inst, enum v3d_qpu_mux mux);
bool v3d_qpu_uses_vpm(const struct v3d_qpu_instr *inst) ATTRIBUTE_CONST;