mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-07 15:48:36 +02:00
radeon/llvm: Remove AMDIL MOVE* instructions
This commit is contained in:
parent
f81e4663a7
commit
edceed1b9a
5 changed files with 2 additions and 20 deletions
|
|
@ -163,7 +163,7 @@ SDNode *AMDILDAGToDAGISel::Select(SDNode *N) {
|
|||
if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>(N)) {
|
||||
unsigned int FI = FIN->getIndex();
|
||||
EVT OpVT = N->getValueType(0);
|
||||
unsigned int NewOpc = AMDIL::MOVE_i32;
|
||||
unsigned int NewOpc = AMDIL::COPY;
|
||||
SDValue TFI = CurDAG->getTargetFrameIndex(FI, MVT::i32);
|
||||
return CurDAG->SelectNodeTo(N, NewOpc, OpVT, TFI);
|
||||
}
|
||||
|
|
|
|||
|
|
@ -59,8 +59,6 @@ getConversionNode(SelectionDAG &DAG, SDValue& Src, SDValue& Dst, bool asType)
|
|||
} else if (svt.isInteger() && dvt.isInteger()) {
|
||||
if (!svt.bitsEq(dvt)) {
|
||||
Src = DAG.getSExtOrTrunc(Src, DL, dvt);
|
||||
} else {
|
||||
Src = DAG.getNode(AMDILISD::MOVE, DL, dvt, Src);
|
||||
}
|
||||
} else if (svt.isInteger()) {
|
||||
unsigned opcode = (asType) ? ISDBITCAST : ISD::SINT_TO_FP;
|
||||
|
|
|
|||
|
|
@ -243,21 +243,6 @@ MachineBasicBlock::iterator skipFlowControl(MachineBasicBlock *MBB) {
|
|||
return MBB->end();
|
||||
}
|
||||
|
||||
void
|
||||
AMDILInstrInfo::copyPhysReg(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator MI, DebugLoc DL,
|
||||
unsigned DestReg, unsigned SrcReg,
|
||||
bool KillSrc) const
|
||||
{
|
||||
BuildMI(MBB, MI, DL, get(AMDIL::MOVE_v4i32), DestReg)
|
||||
.addReg(SrcReg, getKillRegState(KillSrc));
|
||||
return;
|
||||
#if 0
|
||||
DEBUG(dbgs() << "Cannot copy " << RI.getName(SrcReg)
|
||||
<< " to " << RI.getName(DestReg) << '\n');
|
||||
abort();
|
||||
#endif
|
||||
}
|
||||
void
|
||||
AMDILInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator MI,
|
||||
|
|
|
|||
|
|
@ -77,7 +77,7 @@ public:
|
|||
virtual void copyPhysReg(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator MI, DebugLoc DL,
|
||||
unsigned DestReg, unsigned SrcReg,
|
||||
bool KillSrc) const;
|
||||
bool KillSrc) const = 0;
|
||||
|
||||
void storeRegToStackSlot(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator MI,
|
||||
|
|
|
|||
|
|
@ -10,7 +10,6 @@
|
|||
// Operations in this file are generic to all data types
|
||||
// This opcode has custom swizzle pattern encoded in Swizzle Encoder
|
||||
let isReMaterializable = 1, isAsCheapAsAMove = 1 in {
|
||||
defm MOVE : UnaryOpMC<IL_OP_MOV, IL_mov>;
|
||||
defm PHIMOVE : UnaryOpMC<IL_OP_MOV, IL_phimov>;
|
||||
}
|
||||
defm CMOV : BinaryOpMC<IL_OP_CMOV, IL_cmov>;
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue