fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-21 18:00:13 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

r600: r700PredictRenderSize can flush, so move index buffer setup after it

Browse source
This commit is contained in:
Andre Maasikas 2009-10-05 09:38:52 +03:00
parent 340436d8d2
commit ec58dac86d
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/mesa/drivers/dri/r600/r700_render.c
View file

@ -960,7 +960,6 @@ static GLboolean r700TryDrawPrims(GLcontext *ctx,
_tnl_UpdateFixedFunctionProgram(ctx); _tnl_UpdateFixedFunctionProgram(ctx);
r700SetVertexFormat(ctx, arrays, max_index + 1); r700SetVertexFormat(ctx, arrays, max_index + 1);
r700SetupIndexBuffer(ctx, ib);
/* shaders need to be updated before buffers are validated */ /* shaders need to be updated before buffers are validated */
r700UpdateShaders2(ctx); r700UpdateShaders2(ctx);
if (!r600ValidateBuffers(ctx)) if (!r600ValidateBuffers(ctx))
@ -981,6 +980,7 @@ static GLboolean r700TryDrawPrims(GLcontext *ctx,
GLuint emit_end = r700PredictRenderSize(ctx, nr_prims) GLuint emit_end = r700PredictRenderSize(ctx, nr_prims)
+ context->radeon.cmdbuf.cs->cdw; + context->radeon.cmdbuf.cs->cdw;
r700SetupIndexBuffer(ctx, ib);
r700SetupStreams2(ctx, arrays, max_index + 1); r700SetupStreams2(ctx, arrays, max_index + 1);
radeonEmitState(radeon); radeonEmitState(radeon);