fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-04-24 05:00:48 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

gen7 blorp depth: calculate base surface width/height

Browse source 
This will be used in 3DSTATE_DEPTH_BUFFER in a later patch.

Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Paul Berry <stereotype441@gmail.com>
This commit is contained in:
Jordan Justen 2013-07-09 15:32:42 -07:00
parent a23cfb8648
commit e3a49e1ad3
1 changed files with 13 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
src/mesa/drivers/dri/i965/gen7_blorp.cpp
View file

@ -663,6 +663,7 @@ gen7_blorp_emit_depth_stencil_config(struct brw_context *brw,
uint32_t draw_y = params->depth.y_offset; uint32_t draw_y = params->depth.y_offset;
uint32_t tile_mask_x, tile_mask_y; uint32_t tile_mask_x, tile_mask_y;
uint8_t mocs = brw->is_haswell ? GEN7_MOCS_L3 : 0; uint8_t mocs = brw->is_haswell ? GEN7_MOCS_L3 : 0;
uint32_t surfwidth, surfheight;
uint32_t surftype; uint32_t surftype;
unsigned int depth = MAX2(params->depth.mt->logical_depth0, 1); unsigned int depth = MAX2(params->depth.mt->logical_depth0, 1);
unsigned int min_array_element; unsigned int min_array_element;
@ -698,6 +699,18 @@ gen7_blorp_emit_depth_stencil_config(struct brw_context *brw,
lod = params->depth.level - params->depth.mt->first_level; lod = params->depth.level - params->depth.mt->first_level;
if (params->hiz_op != GEN6_HIZ_OP_NONE && lod == 0) {
/* HIZ ops for lod 0 may set the width & height a little
* larger to allow the fast depth clear to fit the hardware
* alignment requirements. (8x4)
*/
surfwidth = params->depth.width;
surfheight = params->depth.height;
} else {
surfwidth = params->depth.mt->physical_width0;
surfheight = params->depth.mt->physical_height0;
}
/* 3DSTATE_DEPTH_BUFFER */ /* 3DSTATE_DEPTH_BUFFER */
{ {
uint32_t tile_x = draw_x & tile_mask_x; uint32_t tile_x = draw_x & tile_mask_x;