fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-22 00:30:13 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

radv: Add helper to write scissors.

Browse source 
For use by DGC shader.

Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/17269>
This commit is contained in:
Bas Nieuwenhuizen 2022-07-13 14:06:02 +02:00 • committed by Marge Bot
parent 57017b494d
commit df69b34450
2 changed files with 10 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
src/amd/vulkan/radv_cmd_buffer.c
View file

@ -1462,8 +1462,8 @@ radv_emit_viewport(struct radv_cmd_buffer *cmd_buffer)
} }
} }
static void void
radv_emit_scissor(struct radv_cmd_buffer *cmd_buffer) radv_write_scissors(struct radv_cmd_buffer *cmd_buffer, struct radeon_cmdbuf *cs)
{ {
struct radv_graphics_pipeline *pipeline = cmd_buffer->state.graphics_pipeline; struct radv_graphics_pipeline *pipeline = cmd_buffer->state.graphics_pipeline;
uint32_t count = cmd_buffer->state.dynamic.scissor.count; uint32_t count = cmd_buffer->state.dynamic.scissor.count;
@ -1480,9 +1480,15 @@ radv_emit_scissor(struct radv_cmd_buffer *cmd_buffer)
rast_prim = si_conv_prim_to_gs_out(cmd_buffer->state.dynamic.primitive_topology); rast_prim = si_conv_prim_to_gs_out(cmd_buffer->state.dynamic.primitive_topology);
} }
si_write_scissors(cmd_buffer->cs, 0, count, cmd_buffer->state.dynamic.scissor.scissors, si_write_scissors(cs, 0, count, cmd_buffer->state.dynamic.scissor.scissors,
cmd_buffer->state.dynamic.viewport.viewports, rast_prim, cmd_buffer->state.dynamic.viewport.viewports, rast_prim,
cmd_buffer->state.dynamic.line_width); cmd_buffer->state.dynamic.line_width);
}
static void
radv_emit_scissor(struct radv_cmd_buffer *cmd_buffer)
{
radv_write_scissors(cmd_buffer, cmd_buffer->cs);
cmd_buffer->state.context_roll_without_scissor_emitted = false; cmd_buffer->state.context_roll_without_scissor_emitted = false;
} }

1
src/amd/vulkan/radv_private.h
View file

@ -1698,6 +1698,7 @@ bool radv_cmd_buffer_upload_data(struct radv_cmd_buffer *cmd_buffer, unsigned si
void radv_write_vertex_descriptors(const struct radv_cmd_buffer *cmd_buffer, void radv_write_vertex_descriptors(const struct radv_cmd_buffer *cmd_buffer,
const struct radv_graphics_pipeline *pipeline, const struct radv_graphics_pipeline *pipeline,
bool full_null_descriptors, void *vb_ptr); bool full_null_descriptors, void *vb_ptr);
void radv_write_scissors(struct radv_cmd_buffer *cmd_buffer, struct radeon_cmdbuf *cs);
void radv_cmd_buffer_clear_subpass(struct radv_cmd_buffer *cmd_buffer); void radv_cmd_buffer_clear_subpass(struct radv_cmd_buffer *cmd_buffer);
void radv_cmd_buffer_resolve_subpass(struct radv_cmd_buffer *cmd_buffer); void radv_cmd_buffer_resolve_subpass(struct radv_cmd_buffer *cmd_buffer);