fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-07 17:20:21 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

intel/brw: Remove vestiges of sources on IF opcode, only valid on Gfx6

Browse source 
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/28379>
This commit is contained in:
Caio Oliveira 2024-03-22 16:37:16 -07:00 • committed by Marge Bot
parent 816a33849a
commit dae9795628
2 changed files with 0 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/intel/compiler/brw_fs_generator.cpp
View file

@ -1187,8 +1187,6 @@ fs_generator::generate_code(const cfg_t *cfg, int dispatch_width,
break;
case BRW_OPCODE_IF:
/* Can't have embedded compare (was only allowed on Gfx6). */
assert(inst->src[0].file == BAD_FILE);
brw_IF(p, brw_get_default_exec_size(p));
break;

4
src/intel/compiler/brw_fs_lower_simd_width.cpp
View file

@ -268,10 +268,6 @@ brw_fs_get_lowered_simd_width(const fs_visitor *shader, const fs_inst *inst)
case BRW_OPCODE_BFI2:
return get_fpu_lowered_simd_width(shader, inst);
case BRW_OPCODE_IF:
assert(inst->src[0].file == BAD_FILE || inst->exec_size <= 16);
return inst->exec_size;
case SHADER_OPCODE_RCP:
case SHADER_OPCODE_RSQ:
case SHADER_OPCODE_SQRT: