fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 11:48:06 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

i965: Add INTEL_DEBUG=perf for failure to compile 16-wide shaders.

Browse source 
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
This commit is contained in:
Eric Anholt 2012-07-12 12:48:58 -07:00
parent 79198063b8
commit d72ff03e69
3 changed files with 11 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/mesa/drivers/dri/i965/brw_fs.cpp
View file

@ -2096,7 +2096,10 @@ brw_wm_fs_emit(struct brw_context *brw, struct brw_wm_compile *c,
c->dispatch_width = 16;
fs_visitor v2(c, prog, shader);
v2.import_uniforms(&v);
v2.run();
if (!v2.run()) {
perf_debug("16-wide shader failed to compile, falling back to "
"8-wide at a 10-20%% performance cost: %s", v2.fail_msg);
}
}
c->prog_data.dispatch_width = 8;

3
src/mesa/drivers/dri/i965/brw_fs_reg_allocate.cpp
View file

@ -238,7 +238,8 @@ fs_visitor::assign_regs()
if (reg == -1) {
fail("no register to spill\n");
} else if (c->dispatch_width == 16) {
fail("no spilling support on 16-wide yet\n");
fail("Failure to register allocate. Reduce number of live scalar "
"values to avoid this.");
} else {
spill_reg(reg);
}

5
src/mesa/drivers/dri/intel/intel_context.h
View file

@ -464,6 +464,11 @@ extern int INTEL_DEBUG;
printf(__VA_ARGS__); \
} while(0)
#define perf_debug(...) do { \
if (unlikely(INTEL_DEBUG & DEBUG_PERF)) \
printf(__VA_ARGS__); \
} while(0)
#define PCI_CHIP_845_G 0x2562
#define PCI_CHIP_I830_M 0x3577
#define PCI_CHIP_I855_GM 0x3582