fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 07:28:11 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

radv/video: Fix AV1 bidir compound encode with order_hint disabled

Browse source 
Cc: mesa-stable
Reviewed-by: Benjamin Cheng <benjamin.cheng@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37911>
(cherry picked from commit bcb6e6b6e6)
This commit is contained in:
David Rosca 2025-10-16 14:58:17 +02:00 • committed by Eric Engestrom
parent a4bf4cf8de
commit d5b344054c
2 changed files with 5 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
.pick_status.json
View file

@ -2714,7 +2714,7 @@
"description": "radv/video: Fix AV1 bidir compound encode with order_hint disabled",
"nominated": true,
"nomination_type": 1,
"resolution": 0,
"resolution": 1,
"main_sha": null,
"because_sha": null,
"notes": null

7
src/amd/vulkan/radv_video_enc.c
View file

@ -41,7 +41,7 @@
#define ENC_ALIGNMENT 256
#define RENCODE_V5_FW_INTERFACE_MAJOR_VERSION 1
#define RENCODE_V5_FW_INTERFACE_MINOR_VERSION 3
#define RENCODE_V5_FW_INTERFACE_MINOR_VERSION 10
#define RENCODE_V4_FW_INTERFACE_MAJOR_VERSION 1
#define RENCODE_V4_FW_INTERFACE_MINOR_VERSION 11
@ -460,10 +460,10 @@ radv_enc_session_init(struct radv_cmd_buffer *cmd_buffer, const struct VkVideoEn
if (pdev->enc_hw_ver >= RADV_VIDEO_ENC_HW_3)
RADEON_ENC_CS(vid->enc_session.slice_output_enabled);
RADEON_ENC_CS(vid->enc_session.display_remote);
if (pdev->enc_hw_ver == RADV_VIDEO_ENC_HW_4) {
if (pdev->enc_hw_ver == RADV_VIDEO_ENC_HW_4)
RADEON_ENC_CS(vid->enc_session.WA_flags);
if (pdev->enc_hw_ver >= RADV_VIDEO_ENC_HW_4)
RADEON_ENC_CS(0);
}
RADEON_ENC_END();
}
@ -2114,6 +2114,7 @@ radv_enc_params_av1(struct radv_cmd_buffer *cmd_buffer, const VkVideoEncodeInfoK
RADEON_ENC_CS(av1_picture_info->referenceNameSlotIndices[i]);
RADEON_ENC_CS(slot_idx_0);
RADEON_ENC_CS(slot_idx_1);
RADEON_ENC_CS(av1_picture_info->pStdPictureInfo->order_hint);
RADEON_ENC_END();
}