fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 16:08:04 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

freedreno/a5xx: Use the defined names for 2D_BLIT_CNTL regs.

Browse source 
We have definitions for them above, no need to be UNKNOWN about it.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/13659>
This commit is contained in:
Emma Anholt 2021-11-03 11:27:59 -07:00 • committed by Marge Bot
parent f0f5b8d47c
commit d1801d43f8
2 changed files with 4 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/freedreno/registers/adreno/a5xx.xml
View file

@ -2815,8 +2815,6 @@ bit 7 for RECTLIST (clear) when z32s8 (used for clear of depth32? not set
0x2184 0x9 for copy, 0x1 for blit (maybe bitmask of enabled src/dst???)
-->
<reg32 offset="0x2100" name="UNKNOWN_2100"/>
<reg32 offset="0x2180" name="UNKNOWN_2180"/>
<reg32 offset="0x2184" name="UNKNOWN_2184"/>
</domain>

8
src/gallium/drivers/freedreno/a5xx/fd5_blitter.c
View file

@ -156,11 +156,11 @@ emit_setup(struct fd_ringbuffer *ring)
OUT_PKT4(ring, REG_A5XX_RB_RENDER_CNTL, 1);
OUT_RING(ring, 0x00000008);
OUT_PKT4(ring, REG_A5XX_UNKNOWN_2100, 1);
OUT_RING(ring, 0x86000000); /* UNKNOWN_2100 */
OUT_PKT4(ring, REG_A5XX_RB_2D_BLIT_CNTL, 1);
OUT_RING(ring, 0x86000000); /* RB_2D_BLIT_CNTL */
OUT_PKT4(ring, REG_A5XX_UNKNOWN_2180, 1);
OUT_RING(ring, 0x86000000); /* UNKNOWN_2180 */
OUT_PKT4(ring, REG_A5XX_GRAS_2D_BLIT_CNTL, 1);
OUT_RING(ring, 0x86000000); /* 2D_BLIT_CNTL */
OUT_PKT4(ring, REG_A5XX_UNKNOWN_2184, 1);
OUT_RING(ring, 0x00000009); /* UNKNOWN_2184 */