fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-04 09:10:12 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

i965/bxt: Add basic Broxton infrastructure

Browse source 
The thread counts and URB information are all speculative numbers that were
based on some CHV numbers at the time.

v2:
Originally this patch had PCI IDs. I've moved that to a new patch at the end of
the series.
Remove is_cherryview hack.
Add PCI ids. These match the ones defined in the kernel. The only one tested by
us is 0x0a84.
Capitalize the hex string (Mark)

Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
Tested-by: "Lecluse, Philippe" <Philippe.Lecluse@intel.com>
Reviewed-by: Mark Janes <mark.a.janes@intel.com>
This commit is contained in:
Ben Widawsky 2015-06-17 15:50:11 -07:00
parent 9f261dc18d
commit d1663ccb4c
5 changed files with 22 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
include/pci_ids/i965_pci_ids.h
View file

@ -128,3 +128,6 @@ CHIPSET(0x22B0, chv, "Intel(R) HD Graphics (Cherryview)")
CHIPSET(0x22B1, chv, "Intel(R) HD Graphics (Cherryview)")
CHIPSET(0x22B2, chv, "Intel(R) HD Graphics (Cherryview)")
CHIPSET(0x22B3, chv, "Intel(R) HD Graphics (Cherryview)")
CHIPSET(0x0A84, bxt, "Intel(R) HD Graphics (Broxton)")
CHIPSET(0x1A84, bxt, "Intel(R) HD Graphics (Broxton)")
CHIPSET(0x5A84, bxt, "Intel(R) HD Graphics (Broxton)")

1
src/mesa/drivers/dri/i965/brw_context.c
View file

@ -715,6 +715,7 @@ brwCreateContext(gl_api api,
brw->is_baytrail = devinfo->is_baytrail;
brw->is_haswell = devinfo->is_haswell;
brw->is_cherryview = devinfo->is_cherryview;
brw->is_broxton = devinfo->is_broxton;
brw->has_llc = devinfo->has_llc;
brw->has_hiz = devinfo->has_hiz_and_separate_stencil;
brw->has_separate_stencil = devinfo->has_hiz_and_separate_stencil;

1
src/mesa/drivers/dri/i965/brw_context.h
View file

@ -1117,6 +1117,7 @@ struct brw_context
bool is_baytrail;
bool is_haswell;
bool is_cherryview;
bool is_broxton;
bool has_hiz;
bool has_separate_stencil;

16
src/mesa/drivers/dri/i965/brw_device_info.c
View file

@ -334,6 +334,22 @@ static const struct brw_device_info brw_device_info_skl_gt3 = {
.supports_simd16_3src = true,
};
static const struct brw_device_info brw_device_info_bxt = {
GEN9_FEATURES,
.is_broxton = 1,
.gt = 1,
.has_llc = false,
.max_vs_threads = 112,
.max_gs_threads = 112,
.max_wm_threads = 32,
.urb = {
.size = 64,
.min_vs_entries = 34,
.max_vs_entries = 640,
.max_gs_entries = 256,
}
};
const struct brw_device_info *
brw_get_device_info(int devid, int revision)
{

1
src/mesa/drivers/dri/i965/brw_device_info.h
View file

@ -35,6 +35,7 @@ struct brw_device_info
bool is_baytrail;
bool is_haswell;
bool is_cherryview;
bool is_broxton;
bool has_hiz_and_separate_stencil;
bool must_use_separate_stencil;