fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-04 05:28:05 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

nak: add support for nir_op_isign

Browse source 
Fixes dEQP-VK.glsl.builtin.function.common.sign.*

Notice that ISel support appears not to be wired up in the old compiler, so
ISetP + Sel was chosen.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24998>
This commit is contained in:
Daniel Almeida 2023-07-17 13:07:31 -03:00 • committed by Marge Bot
parent 22b4d1c559
commit d133603c7d
1 changed files with 76 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

76
src/nouveau/compiler/nak_from_nir.rs
View file

@ -537,6 +537,82 @@ impl<'a> ShaderFromNir<'a> {
});
dst
}
nir_op_isign => {
let gt_pred = b.alloc_ssa(RegFile::Pred, 1);
let lt_pred = b.alloc_ssa(RegFile::Pred, 1);
let gt = b.alloc_ssa(RegFile::GPR, 1);
let lt = b.alloc_ssa(RegFile::GPR, 1);
let dst = b.alloc_ssa(RegFile::GPR, 1);
b.push_op(OpISetP {
dst: gt_pred.into(),
set_op: PredSetOp::And,
cmp_op: IntCmpOp::Gt,
cmp_type: IntCmpType::I32,
srcs: [srcs[0], Src::new_zero()],
accum: Src::new_imm_bool(true),
});
let cond = Src::from(gt_pred).bnot();
b.push_op(OpSel {
dst: gt.into(),
cond,
srcs: [Src::new_zero(), Src::new_imm_u32(u32::MAX)],
});
b.push_op(OpISetP {
dst: lt_pred.into(),
set_op: PredSetOp::And,
cmp_op: IntCmpOp::Lt,
cmp_type: IntCmpType::I32,
srcs: [srcs[0], Src::new_zero()],
accum: Src::new_imm_bool(true),
});
let cond = Src::from(lt_pred).bnot();
b.push_op(OpSel {
dst: lt.into(),
cond,
srcs: [Src::new_zero(), Src::new_imm_u32(u32::MAX)],
});
let dst_is_signed = alu.info().output_type & 2 != 0;
let dst_type = IntType::from_bits(
alu.def.bit_size().into(),
dst_is_signed,
);
match dst_type {
IntType::I32 => {
let gt_neg = b.ineg(gt.into());
b.push_op(OpIAdd3 {
dst: dst.into(),
overflow: Dst::None,
srcs: [lt.into(), gt_neg.into(), Src::new_zero()],
carry: Src::new_imm_bool(false),
});
}
IntType::I64 => {
let high = b.alloc_ssa(RegFile::GPR, 1);
let gt_neg = b.ineg(gt.into());
b.push_op(OpIAdd3 {
dst: high.into(),
overflow: Dst::None,
srcs: [lt.into(), gt_neg.into(), Src::new_zero()],
carry: Src::new_imm_bool(false),
});
b.push_op(OpShf {
dst: dst.into(),
low: Src::new_zero(),
high: high.into(),
shift: Src::new_imm_u32(31),
right: true,
wrap: true,
data_type: dst_type,
dst_high: true,
})
}
_ => panic!("Invalid IntType {}", dst_type),
}
dst
}
nir_op_ixor => {
b.lop2(LogicOp::new_lut(&|x, y, _| x ^ y), srcs[0], srcs[1])
}