fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-06 15:20:17 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

v3d/ci: add disabled job for CL testing on the RPi5

Browse source 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/30076>
This commit is contained in:
Eric Engestrom 2024-07-02 18:31:57 +02:00 • committed by Marge Bot
parent 7c40c35b97
commit ce7e1e0f7a
2 changed files with 18 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/broadcom/ci/broadcom-rpi5-skips.txt
View file

@ -14,6 +14,9 @@ spec@glsl-3.*
spec@glsl-4.*
spec@glsl-es-3.20.*
# Slow CL tests (> 5 minute to run)
program@execute@builtin@builtin-float-sincos-1.0.generated
# Slow tests (> 1 minute to run)
dEQP-VK.binding_model.buffer_device_address.set3.depth3.basessbo.convertcheckuv2.nostore.multi.std140.vert
dEQP-VK.binding_model.buffer_device_address.set3.depth3.basessbo.convertcheckuv2.nostore.single.std140.vert

15
src/broadcom/ci/gitlab-ci.yml
View file

@ -142,6 +142,21 @@ v3d-rpi5-gl:arm64:
TEST_PHASE_TIMEOUT: 45
DEQP_FRACTION: 1
# Disabled for now, because we don't have enough devices to be able to afford
# all the users who run all the manual jobs.
.v3d-rpi5-rusticl:arm64:
extends:
- .igalia-bcm2712-rpi-5
- .broadcom-test:arm64
- .v3d-rusticl-manual-rules
tags:
- igalia-rpi5
- igalia-fullrun
timeout: 20m # base run time = 7min test, 9min total
variables:
DEQP_SUITE: v3d-rusticl
TEST_PHASE_TIMEOUT: 15
v3d-rpi5-traces:arm64:
extends:
- .igalia-bcm2712-rpi-5