fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-28 08:10:09 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

radeonsi: optimize translating index_size to index_type

Browse source 
gcc generated a lookup table for the switch. This replaces it with
arithmetics.

Reviewed-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/8653>
This commit is contained in:
Marek Olšák 2021-01-09 08:58:11 -05:00 • committed by Marge Bot
parent 28e419f001
commit cd42ed34b0
1 changed files with 13 additions and 18 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

31
src/gallium/drivers/radeonsi/si_state_draw.cpp
View file

@ -1022,24 +1022,19 @@ static void si_emit_draw_packets(struct si_context *sctx, const struct pipe_draw
if (index_size != sctx->last_index_size || sctx->shadowed_regs) {
unsigned index_type;
/* index type */
switch (index_size) {
case 1:
index_type = V_028A7C_VGT_INDEX_8;
break;
case 2:
index_type =
V_028A7C_VGT_INDEX_16 |
(SI_BIG_ENDIAN && GFX_VERSION <= GFX7 ? V_028A7C_VGT_DMA_SWAP_16_BIT : 0);
break;
case 4:
index_type =
V_028A7C_VGT_INDEX_32 |
(SI_BIG_ENDIAN && GFX_VERSION <= GFX7 ? V_028A7C_VGT_DMA_SWAP_32_BIT : 0);
break;
default:
assert(!"unreachable");
return;
/* Index type computation. When we look at how we need to translate index_size,
* we can see that we just need 2 shifts to get the hw value.
*
* 1 = 001b --> 10b = 2
* 2 = 010b --> 00b = 0
* 4 = 100b --> 01b = 1
*/
index_type = ((index_size >> 2) | (index_size << 1)) & 0x3;
if (GFX_VERSION <= GFX7 && SI_BIG_ENDIAN) {
/* GFX7 doesn't support ubyte indices. */
index_type |= index_size == 2 ? V_028A7C_VGT_DMA_SWAP_16_BIT
: V_028A7C_VGT_DMA_SWAP_32_BIT;
}
if (GFX_VERSION >= GFX9) {