fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-29 01:30:08 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

pan/mdg: Round up bytemasks when spilling

Browse source 
So we can pack the spills for <32-bit types.

Signed-off-by: Alyssa Rosenzweig <alyssa.rosenzweig@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/5151>
This commit is contained in:
Alyssa Rosenzweig 2020-05-11 13:49:03 -04:00 • committed by Marge Bot
parent 68d2a889b7
commit cd26bd9425
1 changed files with 4 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/panfrost/midgard/midgard_ra.c
View file

@ -292,7 +292,8 @@ mir_lower_special_reads(compiler_context *ctx)
} else {
idx = spill_idx++;
m = v_mov(i, idx);
m.mask = mir_from_bytemask(mir_bytemask_of_read_components(pre_use, i), 32);
m.mask = mir_from_bytemask(mir_round_bytemask_up(
mir_bytemask_of_read_components(pre_use, i), 32), 32);
mir_insert_instruction_before(ctx, pre_use, m);
mir_rewrite_index_src_single(pre_use, i, idx);
}
@ -920,7 +921,8 @@ mir_spill_register(
/* Mask the load based on the component count
* actually needed to prevent RA loops */
st.mask = mir_from_bytemask(read_bytemask, 32);
st.mask = mir_from_bytemask(mir_round_bytemask_up(
read_bytemask, 32), 32);
mir_insert_instruction_before_scheduled(ctx, block, before, st);
} else {