fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-03-27 23:50:42 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

radeonsi: Don't assert when using src texture in si_compute_clear_copy_buffer

Browse source 
This will be used for texture -> texture copy in next commit, to copy
DPB (layered texture with multiple planes). It needs to use buffer copy,
because VCN expects interleaved layers.
(layer0_plane0, layer0_plane1, layer1_plane0, layer1_plane1, ...).

Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/39627>
This commit is contained in:
David Rosca 2026-02-05 11:17:06 +01:00 • committed by Marge Bot
parent 4d06fb9acd
commit cb1dde2cc3
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/gallium/drivers/radeonsi/si_compute_blit.c
View file

@ -155,7 +155,7 @@ bool si_compute_clear_copy_buffer(struct si_context *sctx, struct pipe_resource
bool fail_if_slow)
{
assert(dst->target != PIPE_BUFFER || dst_offset + size <= dst->width0);
assert(!src || src_offset + size <= src->width0);
assert(!src || src->target != PIPE_BUFFER || src_offset + size <= src->width0);
bool is_copy = src != NULL;
struct ac_cs_clear_copy_buffer_options options = {