fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-21 22:20:14 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

radeonsi: adjust setting PA_SC_EDGERULE once more

Browse source 
based on PAL.

Acked-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26055>
This commit is contained in:
Marek Olšák 2023-10-24 07:50:55 -04:00
parent 4dfff0f1b7
commit ca1d37e1db
2 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/amd/ci/traces-amd.yml
View file

@ -29,7 +29,7 @@ traces:
checksum: 8d71757cb74f8d71bf87c8af7e7f725a checksum: 8d71757cb74f8d71bf87c8af7e7f725a
pathfinder/demo-v2.trace: pathfinder/demo-v2.trace:
gl-radeonsi-stoney: gl-radeonsi-stoney:
checksum: 86318ec31a55a1246cb4a136a15475fd checksum: c81c85f9b247dd1b06c3dd5b669cc283
pathfinder/canvas_moire-v2.trace: pathfinder/canvas_moire-v2.trace:
gl-radeonsi-stoney: gl-radeonsi-stoney:
checksum: 78dd2357ad6e5ffc049a75bfb11c5497 checksum: 78dd2357ad6e5ffc049a75bfb11c5497

10
src/gallium/drivers/radeonsi/si_state.c
View file

@ -1095,18 +1095,18 @@ static void *si_create_rs_state(struct pipe_context *ctx, const struct pipe_rast
S_028230_ER_TRI(0xA) | S_028230_ER_TRI(0xA) |
S_028230_ER_POINT(0x5) | S_028230_ER_POINT(0x5) |
S_028230_ER_RECT(0x9) | S_028230_ER_RECT(0x9) |
S_028230_ER_LINE_LR(0x29) | S_028230_ER_LINE_LR(0x2A) |
S_028230_ER_LINE_RL(0x29) | S_028230_ER_LINE_RL(0x2A) |
S_028230_ER_LINE_TB(0xA) | S_028230_ER_LINE_TB(0xA) |
S_028230_ER_LINE_BT(0xA)); S_028230_ER_LINE_BT(0xA));
} else { } else {
/* OpenGL FBOs and Direct3D should set this. */ /* OpenGL FBOs and Direct3D should set this. */
si_pm4_set_reg(pm4, R_028230_PA_SC_EDGERULE, si_pm4_set_reg(pm4, R_028230_PA_SC_EDGERULE,
S_028230_ER_TRI(0xA) | S_028230_ER_TRI(0xA) |
S_028230_ER_POINT(0xA) | S_028230_ER_POINT(0x6) |
S_028230_ER_RECT(0xA) | S_028230_ER_RECT(0xA) |
S_028230_ER_LINE_LR(0x1A) | S_028230_ER_LINE_LR(0x19) |
S_028230_ER_LINE_RL(0x26) | S_028230_ER_LINE_RL(0x25) |
S_028230_ER_LINE_TB(0xA) | S_028230_ER_LINE_TB(0xA) |
S_028230_ER_LINE_BT(0xA)); S_028230_ER_LINE_BT(0xA));
} }