mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-25 06:30:10 +01:00
aco: move rt_dynamic_callable_stack_base_amd to VGPR
In future, we will use a VGPR arg for that between RT stages. Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/21780>
This commit is contained in:
parent
1f01a86b36
commit
c7c68e1193
1 changed files with 1 additions and 0 deletions
|
|
@ -646,6 +646,7 @@ init_context(isel_context* ctx, nir_shader* shader)
|
|||
case nir_intrinsic_gds_atomic_add_amd:
|
||||
case nir_intrinsic_bvh64_intersect_ray_amd:
|
||||
case nir_intrinsic_load_vector_arg_amd:
|
||||
case nir_intrinsic_load_rt_dynamic_callable_stack_base_amd:
|
||||
case nir_intrinsic_ordered_xfb_counter_add_amd: type = RegType::vgpr; break;
|
||||
case nir_intrinsic_load_shared:
|
||||
case nir_intrinsic_load_shared2_amd:
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue