fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-02-24 22:30:31 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 3

freedreno/ir3: fixup cat3 32b vs 16b

Browse source 
These should be keyed on src arg type.

Signed-off-by: Rob Clark <robdclark@chromium.org>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/4423>
This commit is contained in:
Rob Clark 2020-03-16 07:05:01 -07:00 • committed by Marge Bot
parent e73a8a9703
commit c2d0cc8b8d
1 changed files with 15 additions and 33 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

48
src/freedreno/ir3/ir3_ra.c
View file

@ -1082,39 +1082,6 @@ static void fixup_half_instr_dst(struct ir3_instruction *instr)
case 1: /* move instructions */
instr->cat1.dst_type = half_type(instr->cat1.dst_type);
break;
case 3:
switch (instr->opc) {
case OPC_MAD_F32:
/* Available for that dest is half and srcs are full.
* eg. mad.f32 hr0, r0.x, r0.y, r0.z
*/
if (instr->regs[1]->flags & IR3_REG_HALF)
instr->opc = OPC_MAD_F16;
break;
case OPC_SEL_B32:
instr->opc = OPC_SEL_B16;
break;
case OPC_SEL_S32:
instr->opc = OPC_SEL_S16;
break;
case OPC_SEL_F32:
instr->opc = OPC_SEL_F16;
break;
case OPC_SAD_S32:
instr->opc = OPC_SAD_S16;
break;
/* instructions may already be fixed up: */
case OPC_MAD_F16:
case OPC_SEL_B16:
case OPC_SEL_S16:
case OPC_SEL_F16:
case OPC_SAD_S16:
break;
default:
assert(0);
break;
}
break;
case 4:
switch (instr->opc) {
case OPC_RSQ:
@ -1142,6 +1109,21 @@ static void fixup_half_instr_src(struct ir3_instruction *instr)
case OPC_MOV:
instr->cat1.src_type = half_type(instr->cat1.src_type);
break;
case OPC_MAD_F32:
instr->opc = OPC_MAD_F16;
break;
case OPC_SEL_B32:
instr->opc = OPC_SEL_B16;
break;
case OPC_SEL_S32:
instr->opc = OPC_SEL_S16;
break;
case OPC_SEL_F32:
instr->opc = OPC_SEL_F16;
break;
case OPC_SAD_S32:
instr->opc = OPC_SAD_S16;
break;
default:
break;
}