fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-26 08:30:10 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

panfrost/midgard: Don't promote non-SSA to pipeline registers

Browse source 
Fixes: 33800f4612 ("panfrost/midgard: Implement "pipeline register"
prepass")

Signed-off-by: Alyssa Rosenzweig <alyssa.rosenzweig@collabora.com>
This commit is contained in:
Alyssa Rosenzweig 2019-06-04 21:35:47 +00:00
parent 36cb209787
commit bfa9f56a2a
1 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/gallium/drivers/panfrost/midgard/midgard_ra_pipeline.c
View file

@ -52,7 +52,9 @@ mir_pipeline_ins(
if (ins->compact_branch)
return false;
if ((dest < 0) || (dest >= SSA_FIXED_MINIMUM))
/* Don't allow non-SSA. Pipelining registers is theoretically possible,
* but the analysis is much hairier, so don't bother quite yet */
if ((dest < 0) || (dest >= ctx->func->impl->ssa_alloc))
return false;
/* We want to know if we live after this bundle, so check if