fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-02-25 00:40:40 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 3

ir3/freedreno: add 64b undef lowering

Browse source 
Signed-off-by: Danylo Piliaiev <dpiliaiev@igalia.com>
Signed-off-by: Rob Clark <robdclark@chromium.org>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/13300>
This commit is contained in:
Danylo Piliaiev 2021-10-11 13:32:29 +03:00 • committed by Marge Bot
parent 2d65e6f56d
commit bee9212efb
3 changed files with 43 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/freedreno/ir3/ir3_nir.c
View file

@ -705,6 +705,7 @@ ir3_nir_lower_variant(struct ir3_shader_variant *so, nir_shader *s)
progress |= OPT(s, nir_lower_wrmasks, should_split_wrmask, s);
progress |= OPT(s, ir3_nir_lower_64b_intrinsics);
progress |= OPT(s, ir3_nir_lower_64b_undef);
progress |= OPT(s, nir_lower_int64);
if (!so->binning_pass)

1
src/freedreno/ir3/ir3_nir.h
View file

@ -58,6 +58,7 @@ void ir3_nir_lower_gs(nir_shader *shader);
* 64b related lowering:
*/
bool ir3_nir_lower_64b_intrinsics(nir_shader *shader);
bool ir3_nir_lower_64b_undef(nir_shader *shader);
const nir_shader_compiler_options *
ir3_get_compiler_options(struct ir3_compiler *compiler);

41
src/freedreno/ir3/ir3_nir_lower_64b.c
View file

@ -173,3 +173,44 @@ ir3_nir_lower_64b_intrinsics(nir_shader *shader)
shader, lower_64b_intrinsics_filter,
lower_64b_intrinsics, NULL);
}
/*
* Lowering for 64b undef instructions, splitting into a two 32b undefs
*/
static nir_ssa_def *
lower_64b_undef(nir_builder *b, nir_instr *instr, void *unused)
{
(void)unused;
nir_ssa_undef_instr *undef = nir_instr_as_ssa_undef(instr);
unsigned num_comp = undef->def.num_components;
nir_ssa_def *components[num_comp];
for (unsigned i = 0; i < num_comp; i++) {
nir_ssa_def *lowered = nir_ssa_undef(b, 2, 32);
components[i] = nir_pack_64_2x32_split(b,
nir_channel(b, lowered, 0),
nir_channel(b, lowered, 1));
}
return nir_build_alu_src_arr(b, nir_op_vec(num_comp), components);
}
static bool
lower_64b_undef_filter(const nir_instr *instr, const void *unused)
{
(void)unused;
return instr->type == nir_instr_type_ssa_undef &&
nir_instr_as_ssa_undef(instr)->def.bit_size == 64;
}
bool
ir3_nir_lower_64b_undef(nir_shader *shader)
{
return nir_shader_lower_instructions(
shader, lower_64b_undef_filter,
lower_64b_undef, NULL);
}