fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-04 20:38:06 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

i965: Remove the INTEL_OLD_VS option.

Browse source 
Now that we no longer generate Mesa IR from GLSL IR, it's impossible to
use the old vertex shader backend for GLSL programs.  There's simply no
Mesa IR to codegen from.

Any attempt to do so would result in immediate GPU hangs, presumably due
to the driver uploading an empty program with no EOT message.

NOTE: This is a candidate for the 8.0 branch.

Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Eric Anholt <eric@anholt.net>
Reviewed-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
This commit is contained in:
Kenneth Graunke 2012-01-17 04:49:04 -08:00
parent d56ad273c0
commit bdedd03b70
3 changed files with 3 additions and 10 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
src/mesa/drivers/dri/i965/brw_context.c
View file

@ -367,16 +367,10 @@ brwCreateContext(int api,
brw_draw_init( brw );
brw->new_vs_backend = (getenv("INTEL_OLD_VS") == NULL);
brw->precompile = driQueryOptionb(&intel->optionCache, "shader_precompile");
/* If we're using the new shader backend, we require integer uniforms
* stored as actual integers.
*/
if (brw->new_vs_backend) {
ctx->Const.NativeIntegers = true;
ctx->Const.UniformBooleanTrue = 1;
}
ctx->Const.NativeIntegers = true;
ctx->Const.UniformBooleanTrue = 1;
return true;
}

1
src/mesa/drivers/dri/i965/brw_context.h
View file

@ -645,7 +645,6 @@ struct brw_context
bool has_negative_rhw_bug;
bool has_aa_line_parameters;
bool has_pln;
bool new_vs_backend;
bool precompile;
struct {

2
src/mesa/drivers/dri/i965/brw_vs.c
View file

@ -231,7 +231,7 @@ do_vs_prog(struct brw_context *brw,
/* Emit GEN4 code.
*/
if (brw->new_vs_backend && prog) {
if (prog) {
if (!brw_vs_emit(prog, &c)) {
ralloc_free(mem_ctx);
return false;