fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 03:08:05 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

i965: Delete unused brw->sol.offset_0_batch_start field.

Browse source 
This was only used for the the non-hardware context code.

Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Eric Anholt <eric@anholt.net>
Reviewed-by: Paul Berry <stereotype441@gmail.com>
This commit is contained in:
Kenneth Graunke 2013-05-17 11:00:01 -07:00
parent eaa6fbe6d5
commit b863d44451
3 changed files with 0 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/mesa/drivers/dri/i965/brw_context.h
View file

@ -1088,7 +1088,6 @@ struct brw_context
struct brw_sol_state {
uint32_t svbi_0_starting_index;
uint32_t svbi_0_max_index;
uint32_t offset_0_batch_start;
uint32_t primitives_generated;
uint32_t primitives_written;
bool counting_primitives_generated;

6
src/mesa/drivers/dri/i965/brw_vtbl.c
View file

@ -197,12 +197,6 @@ static void brw_new_batch( struct intel_context *intel )
brw->state_batch_count = 0;
/* Gen7 needs to track what the real transform feedback vertex count was at
* the start of the batch, since the kernel will be resetting the offset to
* 0.
*/
brw->sol.offset_0_batch_start = brw->sol.svbi_0_starting_index;
brw->ib.type = -1;
/* Mark that the current program cache BO has been used by the GPU.

1
src/mesa/drivers/dri/i965/gen6_sol.c
View file

@ -181,7 +181,6 @@ brw_begin_transform_feedback(struct gl_context *ctx, GLenum mode,
brw->state.dirty.brw |= BRW_NEW_SOL_INDICES;
brw->sol.svbi_0_starting_index = 0;
brw->sol.svbi_0_max_index = max_index;
brw->sol.offset_0_batch_start = 0;
if (intel->gen >= 7) {
/* Reset the SOL buffer offset register. */