fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-04 20:00:11 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

intel: genxml: add preemption control instructions

Browse source 
Helpful to debug kernel workaround batchbuffers.

Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: Scott D Phillips <scott.d.phillips@intel.com>
This commit is contained in:
Lionel Landwerlin 2018-03-27 17:56:44 +01:00
parent 6f6e711c72
commit b3aa18dfd6
4 changed files with 26 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/intel/genxml/gen10.xml
View file

@ -2824,6 +2824,13 @@
<field name="MI Command Opcode" start="23" end="28" type="uint" default="5"/>
</instruction>
<instruction name="MI_ARB_ON_OFF" bias="1" length="1">
<field name="Command Type" start="29" end="31" type="uint" default="0"/>
<field name="MI Command Opcode" start="23" end="28" type="uint" default="8"/>
<field name="Allow Lite Restore" start="1" end="1" type="bool"/>
<field name="Arbitration Enable" start="0" end="0" type="bool" default="1"/>
</instruction>
<instruction name="MI_ATOMIC" bias="2" length="3">
<field name="Command Type" start="29" end="31" type="uint" default="0"/>
<field name="MI Command Opcode" start="23" end="28" type="uint" default="47"/>

7
src/intel/genxml/gen11.xml
View file

@ -2788,6 +2788,13 @@
<field name="MI Command Opcode" start="23" end="28" type="uint" default="5"/>
</instruction>
<instruction name="MI_ARB_ON_OFF" bias="1" length="1">
<field name="Command Type" start="29" end="31" type="uint" default="0"/>
<field name="MI Command Opcode" start="23" end="28" type="uint" default="8"/>
<field name="Allow Lite Restore" start="1" end="1" type="bool"/>
<field name="Arbitration Enable" start="0" end="0" type="bool" default="1"/>
</instruction>
<instruction name="MI_ATOMIC" bias="2" length="3">
<field name="Command Type" start="29" end="31" type="uint" default="0"/>
<field name="MI Command Opcode" start="23" end="28" type="uint" default="47"/>

6
src/intel/genxml/gen8.xml
View file

@ -2509,6 +2509,12 @@
<field name="MI Command Opcode" start="23" end="28" type="uint" default="5"/>
</instruction>
<instruction name="MI_ARB_ON_OFF" bias="1" length="1">
<field name="Command Type" start="29" end="31" type="uint" default="0"/>
<field name="MI Command Opcode" start="23" end="28" type="uint" default="8"/>
<field name="Arbitration Enable" start="0" end="0" type="bool" default="1"/>
</instruction>
<instruction name="MI_ATOMIC" bias="2" length="3">
<field name="Command Type" start="29" end="31" type="uint" default="0"/>
<field name="MI Command Opcode" start="23" end="28" type="uint" default="47"/>

6
src/intel/genxml/gen9.xml
View file

@ -2752,6 +2752,12 @@
<field name="MI Command Opcode" start="23" end="28" type="uint" default="5"/>
</instruction>
<instruction name="MI_ARB_ON_OFF" bias="1" length="1">
<field name="Command Type" start="29" end="31" type="uint" default="0"/>
<field name="MI Command Opcode" start="23" end="28" type="uint" default="8"/>
<field name="Arbitration Enable" start="0" end="0" type="bool" default="1"/>
</instruction>
<instruction name="MI_ATOMIC" bias="2" length="3">
<field name="Command Type" start="29" end="31" type="uint" default="0"/>
<field name="MI Command Opcode" start="23" end="28" type="uint" default="47"/>