mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-05 07:28:11 +02:00
i965/vec4: Fix off-by-one register class overallocation.
Reviewed-by: Paul Berry <stereotype441@gmail.com>
This commit is contained in:
parent
a32817f3c2
commit
af25addcd0
1 changed files with 1 additions and 1 deletions
|
|
@ -121,7 +121,7 @@ brw_vec4_alloc_reg_set(struct brw_context *brw)
|
|||
if (brw->gen >= 6)
|
||||
ra_set_allocate_round_robin(brw->vec4.regs);
|
||||
ralloc_free(brw->vec4.classes);
|
||||
brw->vec4.classes = ralloc_array(brw, int, class_count + 1);
|
||||
brw->vec4.classes = ralloc_array(brw, int, class_count);
|
||||
|
||||
/* Now, add the registers to their classes, and add the conflicts
|
||||
* between them and the base GRF registers (and also each other).
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue