fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-02-03 08:40:28 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 4

i965: Inline renderbuffer_att_set_needs_depth_resolve

Browse source 
Reviewed-by: Topi Pohjolainen <topi.pohjolainen@intel.com>
This commit is contained in:
Jason Ekstrand 2017-05-25 11:04:38 -07:00
parent c15b2f53f4
commit ad7fa063ae
4 changed files with 21 additions and 21 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
src/mesa/drivers/dri/i965/brw_clear.c
View file

@ -166,7 +166,7 @@ brw_fast_clear_depth(struct gl_context *ctx)
mt->fast_clear_color.f32[0] = ctx->Depth.Clear;
}
if (fb->MaxNumLayers > 0) {
if (depth_att->Layered) {
intel_hiz_exec(brw, mt, depth_irb->mt_level,
depth_irb->mt_layer, depth_irb->layer_count,
BLORP_HIZ_OP_DEPTH_CLEAR);
@ -178,7 +178,15 @@ brw_fast_clear_depth(struct gl_context *ctx)
/* Now, the HiZ buffer contains data that needs to be resolved to the depth
* buffer.
*/
intel_renderbuffer_att_set_needs_depth_resolve(depth_att);
if (depth_att->Layered) {
for (unsigned layer = 0; layer < depth_irb->layer_count; layer++) {
intel_miptree_slice_set_needs_depth_resolve(mt, depth_irb->mt_level,
depth_irb->mt_layer + layer);
}
} else {
intel_miptree_slice_set_needs_depth_resolve(mt, depth_irb->mt_level,
depth_irb->mt_layer);
}
return true;
}

12
src/mesa/drivers/dri/i965/brw_draw.c
View file

@ -373,7 +373,17 @@ brw_postdraw_set_buffers_need_resolve(struct brw_context *brw)
if (back_irb)
back_irb->need_downsample = true;
if (depth_irb && brw_depth_writes_enabled(brw)) {
intel_renderbuffer_att_set_needs_depth_resolve(depth_att);
if (depth_att->Layered) {
for (unsigned layer = 0; layer < depth_irb->layer_count; layer++) {
intel_miptree_slice_set_needs_depth_resolve(depth_irb->mt,
depth_irb->mt_level,
depth_irb->mt_layer + layer);
}
} else {
intel_miptree_slice_set_needs_depth_resolve(depth_irb->mt,
depth_irb->mt_level,
depth_irb->mt_layer);
}
brw_render_cache_set_add_bo(brw, depth_irb->mt->bo);
}

15
src/mesa/drivers/dri/i965/intel_fbo.c
View file

@ -937,21 +937,6 @@ intel_renderbuffer_has_hiz(struct intel_renderbuffer *irb)
return intel_miptree_level_has_hiz(irb->mt, irb->mt_level);
}
void
intel_renderbuffer_att_set_needs_depth_resolve(struct gl_renderbuffer_attachment *att)
{
struct intel_renderbuffer *irb = intel_renderbuffer(att->Renderbuffer);
if (irb->mt) {
if (att->Layered) {
intel_miptree_set_all_slices_need_depth_resolve(irb->mt, irb->mt_level);
} else {
intel_miptree_slice_set_needs_depth_resolve(irb->mt,
irb->mt_level,
irb->mt_layer);
}
}
}
void
intel_renderbuffer_move_to_temp(struct brw_context *brw,
struct intel_renderbuffer *irb,

3
src/mesa/drivers/dri/i965/intel_fbo.h
View file

@ -195,9 +195,6 @@ intel_renderbuffer_get_tile_offsets(struct intel_renderbuffer *irb,
bool
intel_renderbuffer_has_hiz(struct intel_renderbuffer *irb);
void
intel_renderbuffer_att_set_needs_depth_resolve(struct gl_renderbuffer_attachment *att);
void intel_renderbuffer_move_to_temp(struct brw_context *brw,
struct intel_renderbuffer *irb,