fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-24 17:30:12 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

nir: fix nir_const_value_as_uint bit size in load/store vectorizer tests

Browse source 
Signed-off-by: Rhys Perry <pendingchaos02@gmail.com>
Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/merge_requests/3690>
This commit is contained in:
Rhys Perry 2020-02-04 11:42:17 +00:00 • committed by Marge Bot
parent 0c1ba69a27
commit aca2458d1b
2 changed files with 6 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/compiler/nir/nir_opt_load_store_vectorize.c
View file

@ -38,6 +38,8 @@
* - It won't turn four consecutive vec3 loads into 3 vec4 loads.
* - It doesn't do global vectorization.
* Handling these cases probably wouldn't provide much benefit though.
*
* This probably doesn't handle big-endian GPUs correctly.
*/
#include "nir.h"

8
src/compiler/nir/tests/load_store_vectorizer_tests.cpp
View file

@ -961,10 +961,10 @@ TEST_F(nir_load_store_vectorize_test, ssbo_store_adjacent_8_8_16)
ASSERT_EQ(val->bit_size, 8);
ASSERT_EQ(val->num_components, 4);
nir_const_value *cv = nir_instr_as_load_const(val->parent_instr)->value;
ASSERT_EQ(nir_const_value_as_uint(cv[0], 32), 0x10);
ASSERT_EQ(nir_const_value_as_uint(cv[1], 32), 0x20);
ASSERT_EQ(nir_const_value_as_uint(cv[2], 32), 0x30);
ASSERT_EQ(nir_const_value_as_uint(cv[3], 32), 0x0);
ASSERT_EQ(nir_const_value_as_uint(cv[0], 8), 0x10);
ASSERT_EQ(nir_const_value_as_uint(cv[1], 8), 0x20);
ASSERT_EQ(nir_const_value_as_uint(cv[2], 8), 0x30);
ASSERT_EQ(nir_const_value_as_uint(cv[3], 8), 0x0);
}
TEST_F(nir_load_store_vectorize_test, ssbo_store_adjacent_32_32_64)