fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-08 19:20:12 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

i965: Move common fields into backend_instruction.

Browse source 
Reviewed-by: Topi Pohjolainen <topi.pohjolainen@intel.com>
This commit is contained in:
Matt Turner 2014-06-29 17:32:14 -07:00
parent 3de11cacf0
commit ab74a42eef
3 changed files with 13 additions and 25 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
src/mesa/drivers/dri/i965/brw_fs.h
View file

@ -183,31 +183,19 @@ public:
fs_reg dst;
fs_reg *src;
uint32_t texture_offset; /**< Texture offset bitfield */
uint32_t offset; /* spill/unspill offset */
uint8_t sources; /**< Number of fs_reg sources. */
uint8_t conditional_mod; /**< BRW_CONDITIONAL_* */
/* Chooses which flag subregister (f0.0 or f0.1) is used for conditional
* mod and predication.
*/
uint8_t flag_subreg;
uint8_t mlen; /**< SEND message length */
uint8_t regs_written; /**< Number of vgrfs written by a SEND message, or 1 */
int8_t base_mrf; /**< First MRF in the SEND message, if mlen is nonzero. */
uint8_t sampler;
uint8_t target; /**< MRT target. */
bool saturate:1;
bool eot:1;
bool header_present:1;
bool shadow_compare:1;
bool force_uncompressed:1;
bool force_sechalf:1;
bool force_writemask_all:1;
bool no_dd_clear:1;
bool no_dd_check:1;
};
/**

13
src/mesa/drivers/dri/i965/brw_shader.h
View file

@ -111,6 +111,19 @@ public:
const void *ir;
const char *annotation;
/** @} */
uint32_t texture_offset; /**< Texture offset bitfield */
uint32_t offset; /**< spill/unspill offset */
uint8_t sampler;
uint8_t mlen; /**< SEND message length */
int8_t base_mrf; /**< First MRF in the SEND message, if mlen is nonzero. */
uint8_t target; /**< MRT target. */
uint8_t conditional_mod; /**< BRW_CONDITIONAL_* */
bool force_writemask_all:1;
bool no_dd_clear:1;
bool no_dd_check:1;
bool saturate:1;
};
enum instruction_scheduler_mode {

13
src/mesa/drivers/dri/i965/brw_vec4.h
View file

@ -215,23 +215,10 @@ public:
dst_reg dst;
src_reg src[3];
bool saturate;
bool force_writemask_all;
bool no_dd_clear, no_dd_check;
int conditional_mod; /**< BRW_CONDITIONAL_* */
int sampler;
uint32_t texture_offset; /**< Texture Offset bitfield */
int target; /**< MRT target. */
bool shadow_compare;
enum brw_urb_write_flags urb_write_flags;
bool header_present;
int mlen; /**< SEND message length */
int base_mrf; /**< First MRF in the SEND message, if mlen is nonzero. */
uint32_t offset; /* spill/unspill offset */
bool is_send_from_grf();
bool can_reswizzle_dst(int dst_writemask, int swizzle, int swizzle_mask);