mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-05 18:18:06 +02:00
freedreno/a5xx: fix draw packet size with index buffer
gpuaddr of idx buffer is now two dwords (64b). Signed-off-by: Rob Clark <robdclark@gmail.com>
This commit is contained in:
parent
ec24f009ca
commit
a9383ae6d6
1 changed files with 1 additions and 1 deletions
|
|
@ -53,7 +53,7 @@ fd5_draw(struct fd_batch *batch, struct fd_ringbuffer *ring,
|
|||
*/
|
||||
emit_marker5(ring, 7);
|
||||
|
||||
OUT_PKT7(ring, CP_DRAW_INDX_OFFSET, idx_buffer ? 6 : 3);
|
||||
OUT_PKT7(ring, CP_DRAW_INDX_OFFSET, idx_buffer ? 7 : 3);
|
||||
if (vismode == USE_VISIBILITY) {
|
||||
/* leave vis mode blank for now, it will be patched up when
|
||||
* we know if we are binning or not
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue