fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-09 06:48:06 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Revert "virgl: Cache depth and stencil buffers"

Browse source 
This reverts commit d245d7b6b8.

It broke various dEQP EGL tests because the reused resource
at host side could have a different sample_count with what we want.
The example of tests get broken:

dEQP-EGL.functional.color_clears.single_context.gles2.rgba8888_window

Signed-off-by: Lepton Wu <lepton@chromium.org>
Reviewed-by: Rohan Garg <rohan.garg@collabora.com>
Reviewed-by: Chia-I Wu <olvaffe@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/11152>
This commit is contained in:
Lepton Wu 2021-06-02 18:00:06 -07:00 • committed by Marge Bot
parent aff92f50c6
commit a8e75bb73c
1 changed files with 0 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/gallium/winsys/virgl/drm/virgl_drm_winsys.c
View file

@ -63,7 +63,6 @@ static inline boolean can_cache_resource(uint32_t bind)
bind == VIRGL_BIND_VERTEX_BUFFER ||
bind == VIRGL_BIND_CUSTOM ||
bind == VIRGL_BIND_STAGING ||
bind == VIRGL_BIND_DEPTH_STENCIL ||
bind == 0;
}