fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-09 14:50:11 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

broadcom/qpu_schedule: add process_raddr_deps

Browse source 
On v71 we don't have muxes, but more raddr. Adding a equivalent add
deps function.

Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25450>
This commit is contained in:
Alejandro Piñeiro 2021-09-09 23:59:28 +02:00 • committed by Marge Bot
parent dad6917d5e
commit a766cc3a5a
1 changed files with 44 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

52
src/broadcom/compiler/qpu_schedule.c
View file

@ -155,6 +155,7 @@ static void
process_mux_deps(struct schedule_state *state, struct schedule_node *n,
enum v3d_qpu_mux mux)
{
assert(state->devinfo->ver < 71);
switch (mux) {
case V3D_QPU_MUX_A:
add_read_dep(state, state->last_rf[n->inst->qpu.raddr_a], n);
@ -171,6 +172,17 @@ process_mux_deps(struct schedule_state *state, struct schedule_node *n,
}
}
static void
process_raddr_deps(struct schedule_state *state, struct schedule_node *n,
uint8_t raddr, bool is_small_imm)
{
assert(state->devinfo->ver >= 71);
if (!is_small_imm)
add_read_dep(state, state->last_rf[raddr], n);
}
static bool
tmu_write_is_sequence_terminator(uint32_t waddr)
{
@ -305,15 +317,39 @@ calculate_deps(struct schedule_state *state, struct schedule_node *n)
/* XXX: LOAD_IMM */
if (v3d_qpu_add_op_num_src(inst->alu.add.op) > 0)
process_mux_deps(state, n, inst->alu.add.a.mux);
if (v3d_qpu_add_op_num_src(inst->alu.add.op) > 1)
process_mux_deps(state, n, inst->alu.add.b.mux);
if (v3d_qpu_add_op_num_src(inst->alu.add.op) > 0) {
if (devinfo->ver < 71) {
process_mux_deps(state, n, inst->alu.add.a.mux);
} else {
process_raddr_deps(state, n, inst->alu.add.a.raddr,
inst->sig.small_imm_a);
}
}
if (v3d_qpu_add_op_num_src(inst->alu.add.op) > 1) {
if (devinfo->ver < 71) {
process_mux_deps(state, n, inst->alu.add.b.mux);
} else {
process_raddr_deps(state, n, inst->alu.add.b.raddr,
inst->sig.small_imm_b);
}
}
if (v3d_qpu_mul_op_num_src(inst->alu.mul.op) > 0)
process_mux_deps(state, n, inst->alu.mul.a.mux);
if (v3d_qpu_mul_op_num_src(inst->alu.mul.op) > 1)
process_mux_deps(state, n, inst->alu.mul.b.mux);
if (v3d_qpu_mul_op_num_src(inst->alu.mul.op) > 0) {
if (devinfo->ver < 71) {
process_mux_deps(state, n, inst->alu.mul.a.mux);
} else {
process_raddr_deps(state, n, inst->alu.mul.a.raddr,
inst->sig.small_imm_c);
}
}
if (v3d_qpu_mul_op_num_src(inst->alu.mul.op) > 1) {
if (devinfo->ver < 71) {
process_mux_deps(state, n, inst->alu.mul.b.mux);
} else {
process_raddr_deps(state, n, inst->alu.mul.b.raddr,
inst->sig.small_imm_d);
}
}
switch (inst->alu.add.op) {
case V3D_QPU_A_VPMSETUP: