fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 09:38:07 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

radeonsi: change TC cache flushing strategy for textures

Browse source 
Reviewed-by: Michel Dänzer <michel.daenzer@amd.com>
This commit is contained in:
Marek Olšák 2014-12-29 01:25:48 +01:00
parent ca9c5b2be5
commit a1bbccf521
2 changed files with 6 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/gallium/drivers/radeonsi/si_descriptors.c
View file

@ -445,8 +445,6 @@ static void si_set_sampler_views(struct pipe_context *ctx,
}
}
sctx->b.flags |= SI_CONTEXT_INV_TC_L1 |
SI_CONTEXT_INV_TC_L2;
si_update_descriptors(sctx, &samplers->views.desc);
}
@ -671,8 +669,6 @@ void si_update_vertex_buffers(struct si_context *sctx)
* on performance (confirmed by testing). New descriptors are always
* uploaded to a fresh new buffer, so I don't think flushing the const
* cache is needed. */
sctx->b.flags |= SI_CONTEXT_INV_TC_L1 |
SI_CONTEXT_INV_TC_L2;
}

6
src/gallium/drivers/radeonsi/si_state.c
View file

@ -2004,6 +2004,12 @@ static void si_set_framebuffer_state(struct pipe_context *ctx,
SI_CONTEXT_FLUSH_AND_INV_DB_META;
}
/* Only flush TC when changing the framebuffer state, because
* the only client not using TC that can change textures is
* the framebuffer. */
sctx->b.flags |= SI_CONTEXT_INV_TC_L1 |
SI_CONTEXT_INV_TC_L2;
util_copy_framebuffer_state(&sctx->framebuffer.state, state);
sctx->framebuffer.export_16bpc = 0;