fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-20 11:40:10 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

brw: Store brw_urb_inst::offset in bytes on Xe2

Browse source 
Xe2 uses byte offsets rather than OWord offsets.  We've been storing the
per-slot offsets in bytes on Xe2 for a while, but kept the global offset
immediate in OWords for some reason, choosing to lower it during logical
send lowering.

This patch makes both offsets (global immediate, per-slot) in the same
units, so they could be added together if necessary without scaling.

Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/38343>
This commit is contained in:
Kenneth Graunke 2025-11-02 23:56:02 -08:00 • committed by Marge Bot
parent cde3a34a43
commit 9ffae42975
4 changed files with 24 additions and 12 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

27
src/intel/compiler/brw/brw_from_nir.cpp
View file

@ -2541,7 +2541,7 @@ brw_shader::emit_gs_control_data_bits(const brw_reg &vertex_count)
* in 128-bit units, so we must set it to 2.
*/
if (gs_prog_data->static_vertex_count == -1)
urb->offset = 2;
urb->offset = devinfo->ver >= 20 ? 32 : 2;
}
static void
@ -2842,6 +2842,9 @@ emit_gs_input_load(nir_to_brw_state &ntb, const brw_reg &dst,
}
urb->offset = base_offset;
}
if (devinfo->ver >= 20)
urb->offset *= 16;
}
static brw_reg
@ -3176,7 +3179,7 @@ brw_from_nir_emit_tcs_intrinsic(nir_to_brw_state &ntb,
} else {
urb = bld.URB_READ(dst, srcs, ARRAY_SIZE(srcs));
}
urb->offset = imm_offset;
urb->offset = imm_offset * (devinfo->ver >= 20 ? 16 : 1);
} else {
/* Indirect indexing - use per-slot offsets as well. */
srcs[URB_LOGICAL_SRC_PER_SLOT_OFFSETS] = indirect_offset;
@ -3190,7 +3193,7 @@ brw_from_nir_emit_tcs_intrinsic(nir_to_brw_state &ntb,
} else {
urb = bld.URB_READ(dst, srcs, ARRAY_SIZE(srcs));
}
urb->offset = imm_offset;
urb->offset = imm_offset * (devinfo->ver >= 20 ? 16 : 1);
}
urb->size_written = (num_components + first_component) *
urb->dst.component_size(urb->exec_size);
@ -3238,7 +3241,7 @@ brw_from_nir_emit_tcs_intrinsic(nir_to_brw_state &ntb,
urb = bld.URB_READ(dst, srcs, ARRAY_SIZE(srcs));
urb->size_written = instr->num_components * REG_SIZE * reg_unit(devinfo);
}
urb->offset = imm_offset;
urb->offset = imm_offset * (devinfo->ver >= 20 ? 16 : 1);
}
} else {
/* Indirect indexing - use per-slot offsets as well. */
@ -3258,7 +3261,7 @@ brw_from_nir_emit_tcs_intrinsic(nir_to_brw_state &ntb,
urb = bld.URB_READ(dst, srcs, ARRAY_SIZE(srcs));
urb->size_written = instr->num_components * REG_SIZE * reg_unit(devinfo);
}
urb->offset = imm_offset;
urb->offset = imm_offset * (devinfo->ver >= 20 ? 16 : 1);
}
break;
}
@ -3308,7 +3311,7 @@ brw_from_nir_emit_tcs_intrinsic(nir_to_brw_state &ntb,
bld.LOAD_PAYLOAD(srcs[URB_LOGICAL_SRC_DATA], sources, m, 0);
brw_urb_inst *urb = bld.URB_WRITE(srcs, ARRAY_SIZE(srcs));
urb->offset = imm_offset;
urb->offset = imm_offset * (devinfo->ver >= 20 ? 16 : 1);
urb->components = m;
break;
}
@ -3391,7 +3394,7 @@ brw_from_nir_emit_tes_intrinsic(nir_to_brw_state &ntb,
urb = bld.URB_READ(dest, srcs, ARRAY_SIZE(srcs));
urb->size_written = instr->num_components * REG_SIZE * reg_unit(devinfo);
}
urb->offset = imm_offset;
urb->offset = imm_offset * (devinfo->ver >= 20 ? 16 : 1);
}
} else {
/* Indirect indexing - use per-slot offsets as well. */
@ -3416,7 +3419,7 @@ brw_from_nir_emit_tes_intrinsic(nir_to_brw_state &ntb,
} else {
urb = bld.URB_READ(dest, srcs, ARRAY_SIZE(srcs));
}
urb->offset = imm_offset;
urb->offset = imm_offset * (devinfo->ver >= 20 ? 16 : 1);
urb->size_written = (num_components + first_component) *
urb->dst.component_size(urb->exec_size);
}
@ -5172,6 +5175,8 @@ emit_urb_direct_vec4_write(const brw_builder &bld,
unsigned comps,
unsigned mask)
{
assert(bld.shader->devinfo->ver < 20);
for (unsigned q = 0; q < bld.dispatch_width() / 8; q++) {
brw_builder bld8 = bld.group(8, q);
@ -5202,6 +5207,7 @@ static void
emit_urb_direct_writes(const brw_builder &bld, nir_intrinsic_instr *instr,
const brw_reg &src, brw_reg urb_handle)
{
assert(bld.shader->devinfo->ver < 20);
assert(nir_src_bit_size(instr->src[0]) == 32);
nir_src *offset_nir_src = nir_get_io_offset_src(instr);
@ -5297,6 +5303,8 @@ emit_urb_indirect_vec4_write(const brw_builder &bld,
unsigned comps,
unsigned mask)
{
assert(bld.shader->devinfo->ver < 20);
for (unsigned q = 0; q < bld.dispatch_width() / 8; q++) {
brw_builder bld8 = bld.group(8, q);
@ -5332,6 +5340,7 @@ emit_urb_indirect_writes_mod(const brw_builder &bld, nir_intrinsic_instr *instr,
const brw_reg &src, const brw_reg &offset_src,
brw_reg urb_handle, unsigned mod)
{
assert(bld.shader->devinfo->ver < 20);
assert(nir_src_bit_size(instr->src[0]) == 32);
const unsigned comps = nir_src_num_components(instr->src[0]);
@ -5401,6 +5410,7 @@ emit_urb_indirect_writes(const brw_builder &bld, nir_intrinsic_instr *instr,
const brw_reg &src, const brw_reg &offset_src,
brw_reg urb_handle)
{
assert(bld.shader->devinfo->ver < 20);
assert(nir_src_bit_size(instr->src[0]) == 32);
const unsigned comps = nir_src_num_components(instr->src[0]);
@ -5459,6 +5469,7 @@ static void
emit_urb_direct_reads(const brw_builder &bld, nir_intrinsic_instr *instr,
const brw_reg &dest, brw_reg urb_handle)
{
assert(bld.shader->devinfo->ver < 20);
assert(instr->def.bit_size == 32);
unsigned comps = instr->def.num_components;

1
src/intel/compiler/brw/brw_inst.h
View file

@ -357,6 +357,7 @@ struct brw_load_payload_inst : brw_inst {
};
struct brw_urb_inst : brw_inst {
/** Global offset in bytes on Xe2 or OWords on older hardware */
uint32_t offset;
uint8_t components;
};

4
src/intel/compiler/brw/brw_lower_logical_sends.cpp
View file

@ -103,7 +103,7 @@ lower_urb_read_logical_send_xe2(const brw_builder &bld, brw_urb_inst *urb)
* Add the (OWord) offset of the write to this value.
*/
if (urb->offset) {
bld.ADD(payload, payload, brw_imm_ud(urb->offset * 16));
bld.ADD(payload, payload, brw_imm_ud(urb->offset));
urb->offset = 0;
}
@ -224,7 +224,7 @@ lower_urb_write_logical_send_xe2(const brw_builder &bld, brw_urb_inst *urb)
* Add the (OWord) offset of the write to this value.
*/
if (urb->offset) {
bld.ADD(payload, payload, brw_imm_ud(urb->offset * 16));
bld.ADD(payload, payload, brw_imm_ud(urb->offset));
urb->offset = 0;
}

4
src/intel/compiler/brw/brw_shader.cpp
View file

@ -251,7 +251,7 @@ brw_shader::emit_urb_writes(const brw_reg &gs_vertex_count)
else
urb->eot = slot == last_slot && stage != MESA_SHADER_GEOMETRY;
urb->offset = urb_offset;
urb->offset = urb_offset * (devinfo->ver >= 20 ? 16 : 1);
urb_offset = starting_urb_offset + slot + 1;
length = 0;
flush = false;
@ -290,7 +290,7 @@ brw_shader::emit_urb_writes(const brw_reg &gs_vertex_count)
brw_urb_inst *urb = bld.URB_WRITE(srcs, ARRAY_SIZE(srcs));
urb->eot = true;
urb->offset = 1;
urb->offset = devinfo->ver >= 20 ? 16 : 1;
urb->components = 1;
return;
}