fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-22 11:20:11 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

zink: convert rasterizer pipeline components to bitfield

Browse source 
this reduces the hashed pipeline key size by 53 bits

Reviewed-by: Dave Airlie <airlied@redhat.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/12586>
This commit is contained in:
Mike Blumenkrantz 2021-06-15 11:35:02 -04:00 • committed by Marge Bot
parent c73adf8c90
commit 9c5a2ab6a9
4 changed files with 26 additions and 21 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
src/gallium/drivers/zink/zink_pipeline.c
View file

@ -51,6 +51,7 @@ zink_create_gfx_pipeline(struct zink_screen *screen,
struct zink_gfx_pipeline_state *state, struct zink_gfx_pipeline_state *state,
VkPrimitiveTopology primitive_topology) VkPrimitiveTopology primitive_topology)
{ {
struct zink_rasterizer_hw_state *hw_rast_state = (void*)state;
VkPipelineVertexInputStateCreateInfo vertex_input_state; VkPipelineVertexInputStateCreateInfo vertex_input_state;
if (!screen->info.have_EXT_vertex_input_dynamic_state) { if (!screen->info.have_EXT_vertex_input_dynamic_state) {
memset(&vertex_input_state, 0, sizeof(vertex_input_state)); memset(&vertex_input_state, 0, sizeof(vertex_input_state));
@ -118,7 +119,7 @@ zink_create_gfx_pipeline(struct zink_screen *screen,
ms_state.alphaToCoverageEnable = state->blend_state->alpha_to_coverage; ms_state.alphaToCoverageEnable = state->blend_state->alpha_to_coverage;
ms_state.alphaToOneEnable = state->blend_state->alpha_to_one; ms_state.alphaToOneEnable = state->blend_state->alpha_to_one;
ms_state.pSampleMask = state->sample_mask ? &state->sample_mask : NULL; ms_state.pSampleMask = state->sample_mask ? &state->sample_mask : NULL;
if (state->rast_state->force_persample_interp) { if (hw_rast_state->force_persample_interp) {
ms_state.sampleShadingEnable = VK_TRUE; ms_state.sampleShadingEnable = VK_TRUE;
ms_state.minSampleShading = 1.0; ms_state.minSampleShading = 1.0;
} }
@ -133,10 +134,10 @@ zink_create_gfx_pipeline(struct zink_screen *screen,
VkPipelineRasterizationStateCreateInfo rast_state = {0}; VkPipelineRasterizationStateCreateInfo rast_state = {0};
rast_state.sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_STATE_CREATE_INFO; rast_state.sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_STATE_CREATE_INFO;
rast_state.depthClampEnable = state->rast_state->depth_clamp; rast_state.depthClampEnable = hw_rast_state->depth_clamp;
rast_state.rasterizerDiscardEnable = state->rast_state->rasterizer_discard; rast_state.rasterizerDiscardEnable = hw_rast_state->rasterizer_discard;
rast_state.polygonMode = state->rast_state->polygon_mode; rast_state.polygonMode = hw_rast_state->polygon_mode;
rast_state.cullMode = state->rast_state->cull_mode; rast_state.cullMode = hw_rast_state->cull_mode;
rast_state.frontFace = state->dyn_state1.front_face; rast_state.frontFace = state->dyn_state1.front_face;
rast_state.depthBiasEnable = VK_TRUE; rast_state.depthBiasEnable = VK_TRUE;
@ -147,10 +148,10 @@ zink_create_gfx_pipeline(struct zink_screen *screen,
VkPipelineRasterizationProvokingVertexStateCreateInfoEXT pv_state; VkPipelineRasterizationProvokingVertexStateCreateInfoEXT pv_state;
pv_state.sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_PROVOKING_VERTEX_STATE_CREATE_INFO_EXT; pv_state.sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_PROVOKING_VERTEX_STATE_CREATE_INFO_EXT;
pv_state.provokingVertexMode = state->rast_state->pv_last ? pv_state.provokingVertexMode = hw_rast_state->pv_last ?
VK_PROVOKING_VERTEX_MODE_LAST_VERTEX_EXT : VK_PROVOKING_VERTEX_MODE_LAST_VERTEX_EXT :
VK_PROVOKING_VERTEX_MODE_FIRST_VERTEX_EXT; VK_PROVOKING_VERTEX_MODE_FIRST_VERTEX_EXT;
if (screen->info.have_EXT_provoking_vertex && state->rast_state->pv_last) { if (screen->info.have_EXT_provoking_vertex && hw_rast_state->pv_last) {
pv_state.pNext = rast_state.pNext; pv_state.pNext = rast_state.pNext;
rast_state.pNext = &pv_state; rast_state.pNext = &pv_state;
} }
@ -206,9 +207,9 @@ zink_create_gfx_pipeline(struct zink_screen *screen,
rast_line_state.sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_LINE_STATE_CREATE_INFO_EXT; rast_line_state.sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_LINE_STATE_CREATE_INFO_EXT;
rast_line_state.pNext = rast_state.pNext; rast_line_state.pNext = rast_state.pNext;
rast_line_state.stippledLineEnable = VK_FALSE; rast_line_state.stippledLineEnable = VK_FALSE;
rast_line_state.lineRasterizationMode = state->rast_state->line_mode; rast_line_state.lineRasterizationMode = hw_rast_state->line_mode;
if (state->rast_state->line_stipple_enable) { if (hw_rast_state->line_stipple_enable) {
dynamicStateEnables[state_count++] = VK_DYNAMIC_STATE_LINE_STIPPLE_EXT; dynamicStateEnables[state_count++] = VK_DYNAMIC_STATE_LINE_STIPPLE_EXT;
rast_line_state.stippledLineEnable = VK_TRUE; rast_line_state.stippledLineEnable = VK_TRUE;
} }

3
src/gallium/drivers/zink/zink_pipeline.h
View file

@ -27,6 +27,7 @@
#include <vulkan/vulkan.h> #include <vulkan/vulkan.h>
#include "pipe/p_state.h" #include "pipe/p_state.h"
#include "zink_state.h"
struct zink_blend_state; struct zink_blend_state;
struct zink_depth_stencil_alpha_state; struct zink_depth_stencil_alpha_state;
@ -43,7 +44,7 @@ struct zink_gfx_pipeline_state {
uint8_t void_alpha_attachments:PIPE_MAX_COLOR_BUFS; uint8_t void_alpha_attachments:PIPE_MAX_COLOR_BUFS;
struct zink_blend_state *blend_state; struct zink_blend_state *blend_state;
struct zink_rasterizer_hw_state *rast_state; uint32_t rast_state : ZINK_RAST_HW_STATE_SIZE; //zink_rasterizer_hw_state
VkSampleMask sample_mask; VkSampleMask sample_mask;
uint8_t rast_samples:7; uint8_t rast_samples:7;

11
src/gallium/drivers/zink/zink_state.c
View file

@ -550,20 +550,21 @@ zink_bind_rasterizer_state(struct pipe_context *pctx, void *cso)
bool clip_halfz = ctx->rast_state ? ctx->rast_state->base.clip_halfz : false; bool clip_halfz = ctx->rast_state ? ctx->rast_state->base.clip_halfz : false;
bool point_quad_rasterization = ctx->rast_state ? ctx->rast_state->base.point_quad_rasterization : false; bool point_quad_rasterization = ctx->rast_state ? ctx->rast_state->base.point_quad_rasterization : false;
bool scissor = ctx->rast_state ? ctx->rast_state->base.scissor : false; bool scissor = ctx->rast_state ? ctx->rast_state->base.scissor : false;
bool pv_last = ctx->rast_state ? ctx->rast_state->hw_state.pv_last : false;
ctx->rast_state = cso; ctx->rast_state = cso;
if (ctx->rast_state) { if (ctx->rast_state) {
if (ctx->gfx_pipeline_state.rast_state != &ctx->rast_state->hw_state) {
if (screen->info.have_EXT_provoking_vertex && if (screen->info.have_EXT_provoking_vertex &&
(!ctx->gfx_pipeline_state.rast_state || pv_last != ctx->rast_state->hw_state.pv_last &&
ctx->gfx_pipeline_state.rast_state->pv_last != ctx->rast_state->hw_state.pv_last) &&
/* without this prop, change in pv mode requires new rp */ /* without this prop, change in pv mode requires new rp */
!screen->info.pv_props.provokingVertexModePerPipeline) !screen->info.pv_props.provokingVertexModePerPipeline)
zink_batch_no_rp(ctx); zink_batch_no_rp(ctx);
ctx->gfx_pipeline_state.rast_state = &ctx->rast_state->hw_state; uint32_t rast_bits = 0;
memcpy(&rast_bits, &ctx->rast_state->hw_state, sizeof(struct zink_rasterizer_hw_state));
ctx->gfx_pipeline_state.rast_state = rast_bits & BITFIELD_MASK(ZINK_RAST_HW_STATE_SIZE);
ctx->gfx_pipeline_state.dirty = true; ctx->gfx_pipeline_state.dirty = true;
ctx->rast_state_changed = true; ctx->rast_state_changed = true;
}
if (clip_halfz != ctx->rast_state->base.clip_halfz) { if (clip_halfz != ctx->rast_state->base.clip_halfz) {
ctx->last_vertex_stage_dirty = true; ctx->last_vertex_stage_dirty = true;

2
src/gallium/drivers/zink/zink_state.h
View file

@ -65,6 +65,8 @@ struct zink_rasterizer_hw_state {
bool force_persample_interp:1; bool force_persample_interp:1;
bool clip_halfz:1; bool clip_halfz:1;
}; };
#define ZINK_RAST_HW_STATE_SIZE 12
struct zink_rasterizer_state { struct zink_rasterizer_state {
struct pipe_rasterizer_state base; struct pipe_rasterizer_state base;