diff --git a/src/gallium/drivers/iris/iris_screen.c b/src/gallium/drivers/iris/iris_screen.c
index b4aebe7ebe0..b76fb1fbb72 100644
--- a/src/gallium/drivers/iris/iris_screen.c
+++ b/src/gallium/drivers/iris/iris_screen.c
@@ -193,289 +193,6 @@ iris_get_video_memory(struct iris_screen *screen)
    }
 }
 
-static int
-iris_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
-{
-   struct iris_screen *screen = (struct iris_screen *)pscreen;
-   const struct intel_device_info *devinfo = screen->devinfo;
-
-   switch (param) {
-   case PIPE_CAP_NPOT_TEXTURES:
-   case PIPE_CAP_ANISOTROPIC_FILTER:
-   case PIPE_CAP_OCCLUSION_QUERY:
-   case PIPE_CAP_QUERY_TIME_ELAPSED:
-   case PIPE_CAP_TEXTURE_SWIZZLE:
-   case PIPE_CAP_TEXTURE_MIRROR_CLAMP_TO_EDGE:
-   case PIPE_CAP_BLEND_EQUATION_SEPARATE:
-   case PIPE_CAP_FRAGMENT_SHADER_TEXTURE_LOD:
-   case PIPE_CAP_FRAGMENT_SHADER_DERIVATIVES:
-   case PIPE_CAP_PRIMITIVE_RESTART:
-   case PIPE_CAP_PRIMITIVE_RESTART_FIXED_INDEX:
-   case PIPE_CAP_INDEP_BLEND_ENABLE:
-   case PIPE_CAP_INDEP_BLEND_FUNC:
-   case PIPE_CAP_FS_COORD_ORIGIN_UPPER_LEFT:
-   case PIPE_CAP_FS_COORD_PIXEL_CENTER_INTEGER:
-   case PIPE_CAP_DEPTH_CLIP_DISABLE:
-   case PIPE_CAP_VS_INSTANCEID:
-   case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR:
-   case PIPE_CAP_SEAMLESS_CUBE_MAP:
-   case PIPE_CAP_SEAMLESS_CUBE_MAP_PER_TEXTURE:
-   case PIPE_CAP_CONDITIONAL_RENDER:
-   case PIPE_CAP_TEXTURE_BARRIER:
-   case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME:
-   case PIPE_CAP_VERTEX_COLOR_UNCLAMPED:
-   case PIPE_CAP_COMPUTE:
-   case PIPE_CAP_START_INSTANCE:
-   case PIPE_CAP_QUERY_TIMESTAMP:
-   case PIPE_CAP_TEXTURE_MULTISAMPLE:
-   case PIPE_CAP_CUBE_MAP_ARRAY:
-   case PIPE_CAP_TEXTURE_BUFFER_OBJECTS:
-   case PIPE_CAP_QUERY_PIPELINE_STATISTICS_SINGLE:
-   case PIPE_CAP_TEXTURE_QUERY_LOD:
-   case PIPE_CAP_SAMPLE_SHADING:
-   case PIPE_CAP_FORCE_PERSAMPLE_INTERP:
-   case PIPE_CAP_DRAW_INDIRECT:
-   case PIPE_CAP_MULTI_DRAW_INDIRECT:
-   case PIPE_CAP_MULTI_DRAW_INDIRECT_PARAMS:
-   case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES:
-   case PIPE_CAP_VS_LAYER_VIEWPORT:
-   case PIPE_CAP_TES_LAYER_VIEWPORT:
-   case PIPE_CAP_FS_FINE_DERIVATIVE:
-   case PIPE_CAP_SHADER_PACK_HALF_FLOAT:
-   case PIPE_CAP_ACCELERATED:
-   case PIPE_CAP_CONDITIONAL_RENDER_INVERTED:
-   case PIPE_CAP_CLIP_HALFZ:
-   case PIPE_CAP_TGSI_TEXCOORD:
-   case PIPE_CAP_STREAM_OUTPUT_INTERLEAVE_BUFFERS:
-   case PIPE_CAP_DOUBLES:
-   case PIPE_CAP_INT64:
-   case PIPE_CAP_SAMPLER_VIEW_TARGET:
-   case PIPE_CAP_ROBUST_BUFFER_ACCESS_BEHAVIOR:
-   case PIPE_CAP_DEVICE_RESET_STATUS_QUERY:
-   case PIPE_CAP_COPY_BETWEEN_COMPRESSED_AND_PLAIN_FORMATS:
-   case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT:
-   case PIPE_CAP_CULL_DISTANCE:
-   case PIPE_CAP_PACKED_UNIFORMS:
-   case PIPE_CAP_SIGNED_VERTEX_BUFFER_OFFSET:
-   case PIPE_CAP_TEXTURE_FLOAT_LINEAR:
-   case PIPE_CAP_TEXTURE_HALF_FLOAT_LINEAR:
-   case PIPE_CAP_POLYGON_OFFSET_CLAMP:
-   case PIPE_CAP_QUERY_SO_OVERFLOW:
-   case PIPE_CAP_QUERY_BUFFER_OBJECT:
-   case PIPE_CAP_TGSI_TEX_TXF_LZ:
-   case PIPE_CAP_TEXTURE_QUERY_SAMPLES:
-   case PIPE_CAP_SHADER_CLOCK:
-   case PIPE_CAP_SHADER_BALLOT:
-   case PIPE_CAP_MULTISAMPLE_Z_RESOLVE:
-   case PIPE_CAP_CLEAR_SCISSORED:
-   case PIPE_CAP_SHADER_GROUP_VOTE:
-   case PIPE_CAP_VS_WINDOW_SPACE_POSITION:
-   case PIPE_CAP_TEXTURE_GATHER_SM5:
-   case PIPE_CAP_SHADER_ARRAY_COMPONENTS:
-   case PIPE_CAP_GLSL_TESS_LEVELS_AS_INPUTS:
-   case PIPE_CAP_LOAD_CONSTBUF:
-   case PIPE_CAP_DRAW_PARAMETERS:
-   case PIPE_CAP_FS_POSITION_IS_SYSVAL:
-   case PIPE_CAP_FS_FACE_IS_INTEGER_SYSVAL:
-   case PIPE_CAP_COMPUTE_SHADER_DERIVATIVES:
-   case PIPE_CAP_INVALIDATE_BUFFER:
-   case PIPE_CAP_SURFACE_REINTERPRET_BLOCKS:
-   case PIPE_CAP_TEXTURE_SHADOW_LOD:
-   case PIPE_CAP_SHADER_SAMPLES_IDENTICAL:
-   case PIPE_CAP_GL_SPIRV:
-   case PIPE_CAP_GL_SPIRV_VARIABLE_POINTERS:
-   case PIPE_CAP_DEMOTE_TO_HELPER_INVOCATION:
-   case PIPE_CAP_NATIVE_FENCE_FD:
-   case PIPE_CAP_MEMOBJ:
-   case PIPE_CAP_MIXED_COLOR_DEPTH_BITS:
-   case PIPE_CAP_FENCE_SIGNAL:
-   case PIPE_CAP_IMAGE_STORE_FORMATTED:
-   case PIPE_CAP_LEGACY_MATH_RULES:
-   case PIPE_CAP_ALPHA_TO_COVERAGE_DITHER_CONTROL:
-   case PIPE_CAP_MAP_UNSYNCHRONIZED_THREAD_SAFE:
-   case PIPE_CAP_HAS_CONST_BW:
-   case PIPE_CAP_CL_GL_SHARING:
-      return true;
-   case PIPE_CAP_UMA:
-      return iris_bufmgr_vram_size(screen->bufmgr) == 0;
-   case PIPE_CAP_QUERY_MEMORY_INFO:
-      return iris_bufmgr_vram_size(screen->bufmgr) != 0;
-   case PIPE_CAP_PREFER_BACK_BUFFER_REUSE:
-      return false;
-   case PIPE_CAP_FBFETCH:
-      return IRIS_MAX_DRAW_BUFFERS;
-   case PIPE_CAP_FBFETCH_COHERENT:
-      return devinfo->ver >= 9 && devinfo->ver < 20;
-   case PIPE_CAP_CONSERVATIVE_RASTER_INNER_COVERAGE:
-   case PIPE_CAP_POST_DEPTH_COVERAGE:
-   case PIPE_CAP_SHADER_STENCIL_EXPORT:
-   case PIPE_CAP_DEPTH_CLIP_DISABLE_SEPARATE:
-   case PIPE_CAP_FRAGMENT_SHADER_INTERLOCK:
-   case PIPE_CAP_ATOMIC_FLOAT_MINMAX:
-      return devinfo->ver >= 9;
-   case PIPE_CAP_DEPTH_BOUNDS_TEST:
-      return devinfo->ver >= 12;
-   case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS:
-      return 1;
-   case PIPE_CAP_MAX_RENDER_TARGETS:
-      return IRIS_MAX_DRAW_BUFFERS;
-   case PIPE_CAP_MAX_TEXTURE_2D_SIZE:
-      return 16384;
-   case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS:
-      return IRIS_MAX_MIPLEVELS; /* 16384x16384 */
-   case PIPE_CAP_MAX_TEXTURE_3D_LEVELS:
-      return 12; /* 2048x2048 */
-   case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS:
-      return 4;
-   case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS:
-      return 2048;
-   case PIPE_CAP_MAX_STREAM_OUTPUT_SEPARATE_COMPONENTS:
-      return IRIS_MAX_SOL_BINDINGS / IRIS_MAX_SOL_BUFFERS;
-   case PIPE_CAP_MAX_STREAM_OUTPUT_INTERLEAVED_COMPONENTS:
-      return IRIS_MAX_SOL_BINDINGS;
-   case PIPE_CAP_GLSL_FEATURE_LEVEL:
-   case PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITY:
-      return 460;
-   case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT:
-      /* 3DSTATE_CONSTANT_XS requires the start of UBOs to be 32B aligned */
-      return 32;
-   case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT:
-      return IRIS_MAP_BUFFER_ALIGNMENT;
-   case PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENT:
-      return 4;
-   case PIPE_CAP_MAX_SHADER_BUFFER_SIZE_UINT:
-      return 1 << 27;
-   case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT:
-      return 16; // XXX: u_screen says 256 is the minimum value...
-   case PIPE_CAP_LINEAR_IMAGE_PITCH_ALIGNMENT:
-      return 1;
-   case PIPE_CAP_LINEAR_IMAGE_BASE_ADDRESS_ALIGNMENT:
-      return 1;
-   case PIPE_CAP_TEXTURE_TRANSFER_MODES:
-      return PIPE_TEXTURE_TRANSFER_BLIT;
-   case PIPE_CAP_MAX_TEXEL_BUFFER_ELEMENTS_UINT:
-      return IRIS_MAX_TEXTURE_BUFFER_SIZE;
-   case PIPE_CAP_MAX_VIEWPORTS:
-      return 16;
-   case PIPE_CAP_MAX_GEOMETRY_OUTPUT_VERTICES:
-      return 256;
-   case PIPE_CAP_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS:
-      return 1024;
-   case PIPE_CAP_MAX_GS_INVOCATIONS:
-      return 32;
-   case PIPE_CAP_MAX_TEXTURE_GATHER_COMPONENTS:
-      return 4;
-   case PIPE_CAP_MIN_TEXTURE_GATHER_OFFSET:
-      return -32;
-   case PIPE_CAP_MAX_TEXTURE_GATHER_OFFSET:
-      return 31;
-   case PIPE_CAP_MAX_VERTEX_STREAMS:
-      return 4;
-   case PIPE_CAP_VENDOR_ID:
-      return 0x8086;
-   case PIPE_CAP_DEVICE_ID:
-      return screen->devinfo->pci_device_id;
-   case PIPE_CAP_VIDEO_MEMORY:
-      return iris_get_video_memory(screen);
-   case PIPE_CAP_MAX_SHADER_PATCH_VARYINGS:
-   case PIPE_CAP_MAX_VARYINGS:
-      return 32;
-   case PIPE_CAP_PREFER_IMM_ARRAYS_AS_CONSTBUF:
-      /* We want immediate arrays to go get uploaded as nir->constant_data by
-       * nir_opt_large_constants() instead.
-       */
-      return 0;
-   case PIPE_CAP_RESOURCE_FROM_USER_MEMORY:
-      /* AMD_pinned_memory assumes the flexibility of using client memory
-       * for any buffer (incl. vertex buffers) which rules out the prospect
-       * of using snooped buffers, as using snooped buffers without
-       * cogniscience is likely to be detrimental to performance and require
-       * extensive checking in the driver for correctness, e.g. to prevent
-       * illegal snoop <-> snoop transfers.
-       */
-      return devinfo->has_llc;
-   case PIPE_CAP_THROTTLE:
-      return screen->driconf.disable_throttling ? 0 : 1;
-
-   case PIPE_CAP_CONTEXT_PRIORITY_MASK:
-      return PIPE_CONTEXT_PRIORITY_LOW |
-             PIPE_CONTEXT_PRIORITY_MEDIUM |
-             PIPE_CONTEXT_PRIORITY_HIGH;
-
-   case PIPE_CAP_FRONTEND_NOOP:
-      return true;
-
-   // XXX: don't hardcode 00:00:02.0 PCI here
-   case PIPE_CAP_PCI_GROUP:
-      return 0;
-   case PIPE_CAP_PCI_BUS:
-      return 0;
-   case PIPE_CAP_PCI_DEVICE:
-      return 2;
-   case PIPE_CAP_PCI_FUNCTION:
-      return 0;
-
-   case PIPE_CAP_OPENCL_INTEGER_FUNCTIONS:
-   case PIPE_CAP_INTEGER_MULTIPLY_32X16:
-      return true;
-
-   case PIPE_CAP_ALLOW_DYNAMIC_VAO_FASTPATH:
-      /* Internal details of VF cache make this optimization harmful on GFX
-       * version 8 and 9, because generated VERTEX_BUFFER_STATEs are cached
-       * separately.
-       */
-      return devinfo->ver >= 11;
-
-   case PIPE_CAP_TIMER_RESOLUTION:
-      return DIV_ROUND_UP(1000000000ull, devinfo->timestamp_frequency);
-
-   case PIPE_CAP_DEVICE_PROTECTED_CONTEXT:
-      return screen->kernel_features & KERNEL_HAS_PROTECTED_CONTEXT;
-
-   case PIPE_CAP_ASTC_VOID_EXTENTS_NEED_DENORM_FLUSH:
-      return devinfo->ver == 9 && !intel_device_info_is_9lp(devinfo);
-
-   default:
-      return u_pipe_screen_get_param_defaults(pscreen, param);
-   }
-   return 0;
-}
-
-static float
-iris_get_paramf(struct pipe_screen *pscreen, enum pipe_capf param)
-{
-   switch (param) {
-   case PIPE_CAPF_MIN_LINE_WIDTH:
-   case PIPE_CAPF_MIN_LINE_WIDTH_AA:
-   case PIPE_CAPF_MIN_POINT_SIZE:
-   case PIPE_CAPF_MIN_POINT_SIZE_AA:
-      return 1;
-
-   case PIPE_CAPF_POINT_SIZE_GRANULARITY:
-   case PIPE_CAPF_LINE_WIDTH_GRANULARITY:
-      return 0.1;
-
-   case PIPE_CAPF_MAX_LINE_WIDTH:
-   case PIPE_CAPF_MAX_LINE_WIDTH_AA:
-      return 7.375f;
-
-   case PIPE_CAPF_MAX_POINT_SIZE:
-   case PIPE_CAPF_MAX_POINT_SIZE_AA:
-      return 255.0f;
-
-   case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY:
-      return 16.0f;
-   case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS:
-      return 15.0f;
-   case PIPE_CAPF_MIN_CONSERVATIVE_RASTER_DILATE:
-   case PIPE_CAPF_MAX_CONSERVATIVE_RASTER_DILATE:
-   case PIPE_CAPF_CONSERVATIVE_RASTER_DILATE_GRANULARITY:
-      return 0.0f;
-   default:
-      unreachable("unknown param");
-   }
-}
-
 static int
 iris_get_shader_param(struct pipe_screen *pscreen,
                       enum pipe_shader_type p_stage,
@@ -1113,10 +830,8 @@ iris_screen_create(int fd, const struct pipe_screen_config *config)
    pscreen->get_device_vendor = iris_get_device_vendor;
    pscreen->get_cl_cts_version = iris_get_cl_cts_version;
    pscreen->get_screen_fd = iris_screen_get_fd;
-   pscreen->get_param = iris_get_param;
    pscreen->get_shader_param = iris_get_shader_param;
    pscreen->get_compute_param = iris_get_compute_param;
-   pscreen->get_paramf = iris_get_paramf;
    pscreen->get_compiler_options = iris_get_compiler_options;
    pscreen->get_device_uuid = iris_get_device_uuid;
    pscreen->get_driver_uuid = iris_get_driver_uuid;