fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-04-23 05:10:36 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 4

amd/drm-shim: add GFX1150 support

Browse source 
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/30620>
This commit is contained in:
Samuel Pitoiset 2024-08-12 17:05:51 +02:00 • committed by Marge Bot
parent 2b3cf188de
commit 99b12b2a65
1 changed files with 129 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

129
src/amd/drm-shim/amdgpu_devices.c
View file

@ -1925,6 +1925,135 @@ const struct amdgpu_device amdgpu_devices[] = {
.max_allocation = UINT64_C(12557563392),
},
},
},
{
.name = "gfx1150",
.radeon_family = CHIP_GFX1150,
.hw_ip_gfx = {
.hw_ip_version_major = 11,
.hw_ip_version_minor = 0,
.capabilities_flags = UINT64_C(0),
.ib_start_alignment = 32,
.ib_size_alignment = 32,
.available_rings = 0x1,
.ip_discovery_version = 0xb0500,
},
.hw_ip_compute = {
.hw_ip_version_major = 11,
.hw_ip_version_minor = 0,
.capabilities_flags = UINT64_C(0),
.ib_start_alignment = 32,
.ib_size_alignment = 32,
.available_rings = 0xf,
.ip_discovery_version = 0xb0500,
},
.fw_gfx_me = {
.ver = 29,
.feature = 35,
},
.fw_gfx_pfp = {
.ver = 39,
.feature = 35,
},
.fw_gfx_mec = {
.ver = 24,
.feature = 35,
},
.mmr_regs = {
0x263e, 0xffffffff, 0x00000242,
},
.mmr_reg_count = 1,
.dev = {
.device_id = 0x150e,
.chip_rev = 0x01,
.external_rev = 0x11,
.pci_rev = 0xd1,
.family = AMDGPU_FAMILY_GC_11_5_0,
.num_shader_engines = 1,
.num_shader_arrays_per_engine = 2,
.gpu_counter_freq = 100000,
.max_engine_clock = UINT64_C(2900000),
.max_memory_clock = UINT64_C(937000),
.cu_active_number = 16,
.cu_ao_mask = 0x0,
.cu_bitmap = {
{ 0xff, 0xff, 0x0, 0x0, },
{ 0x0, 0x0, 0x0, 0x0, },
{ 0x0, 0x0, 0x0, 0x0, },
{ 0x0, 0x0, 0x0, 0x0, },
},
.enabled_rb_pipes_mask = 0xf,
.num_rb_pipes = 4,
.num_hw_gfx_contexts = 8,
.pcie_gen = 4,
.ids_flags = UINT64_C(0x9),
.virtual_address_offset = UINT64_C(0x10000),
.virtual_address_max = UINT64_C(0x800000000000),
.virtual_address_alignment = 4096,
.pte_fragment_size = 2097152,
.gart_page_size = 4096,
.ce_ram_size = 0,
.vram_type = 12,
.vram_bit_width = 128,
.vce_harvest_config = 0,
.gc_double_offchip_lds_buf = 0,
.prim_buf_gpu_addr = UINT64_C(0),
.pos_buf_gpu_addr = UINT64_C(0),
.cntl_sb_buf_gpu_addr = UINT64_C(0),
.param_buf_gpu_addr = UINT64_C(0),
.prim_buf_size = 0,
.pos_buf_size = 0,
.cntl_sb_buf_size = 0,
.param_buf_size = 0,
.wave_front_size = 32,
.num_shader_visible_vgprs = 1024,
.num_cu_per_sh = 8,
.num_tcc_blocks = 4,
.gs_vgt_table_depth = 32,
.gs_prim_buffer_depth = 1792,
.max_gs_waves_per_vgt = 32,
.pcie_num_lanes = 16,
.cu_ao_bitmap = {
{ 0x0, 0x0, 0x0, 0x0, },
{ 0x0, 0x0, 0x0, 0x0, },
{ 0x0, 0x0, 0x0, 0x0, },
{ 0x0, 0x0, 0x0, 0x0, },
},
.high_va_offset = UINT64_C(0xffff800000000000),
.high_va_max = UINT64_C(0xffffffffffbfe000),
.pa_sc_tile_steering_override = 0,
.tcc_disabled_mask = UINT64_C(0),
.min_engine_clock = UINT64_C(600000),
.min_memory_clock = UINT64_C(400000),
.tcp_cache_size = 32,
.num_sqc_per_wgp = 1,
.sqc_data_cache_size = 16,
.sqc_inst_cache_size = 32,
.gl1c_cache_size = 256,
.gl2c_cache_size = 2048,
.mall_size = UINT64_C(0),
.enabled_rb_pipes_mask_hi = 0,
},
.mem = {
.vram = {
.total_heap_size = UINT64_C(536870912),
.usable_heap_size = UINT64_C(368558080),
.heap_usage = UINT64_C(281300992),
.max_allocation = UINT64_C(276418560),
},
.cpu_accessible_vram = {
.total_heap_size = UINT64_C(536870912),
.usable_heap_size = UINT64_C(368558080),
.heap_usage = UINT64_C(281300992),
.max_allocation = UINT64_C(276418560),
},
.gtt = {
.total_heap_size = UINT64_C(16488497152),
.usable_heap_size = UINT64_C(16474185728),
.heap_usage = UINT64_C(50016256),
.max_allocation = UINT64_C(12355639296),
},
},
}
};