mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-14 14:28:08 +02:00
radeonsi: don't set non-existent VGT_GS_MAX_PRIMS_PER_SUBGROUP on gfx10
Reviewed-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26307>
This commit is contained in:
parent
f51b960af1
commit
98e7a7123b
2 changed files with 6 additions and 4 deletions
|
|
@ -296,7 +296,7 @@ enum si_tracked_context_reg
|
|||
SI_TRACKED_VGT_REUSE_OFF, /* GFX6-8 (GFX9+ can reuse this slot) */
|
||||
SI_TRACKED_IA_MULTI_VGT_PARAM, /* GFX6-8 (GFX9+ can reuse this slot) */
|
||||
|
||||
SI_TRACKED_VGT_GS_MAX_PRIMS_PER_SUBGROUP, /* GFX9-10 - the slots above can be reused */
|
||||
SI_TRACKED_VGT_GS_MAX_PRIMS_PER_SUBGROUP, /* GFX9 - the slots above can be reused */
|
||||
SI_TRACKED_VGT_GS_ONCHIP_CNTL, /* GFX9-10 - the slots above can be reused */
|
||||
|
||||
SI_TRACKED_VGT_GSVS_RING_ITEMSIZE, /* GFX6-10 (GFX11+ can reuse this slot) */
|
||||
|
|
|
|||
|
|
@ -958,9 +958,11 @@ static void si_emit_shader_gs(struct si_context *sctx, unsigned index)
|
|||
radeon_opt_set_context_reg(sctx, R_028A44_VGT_GS_ONCHIP_CNTL, SI_TRACKED_VGT_GS_ONCHIP_CNTL,
|
||||
shader->gs.vgt_gs_onchip_cntl);
|
||||
/* R_028A94_VGT_GS_MAX_PRIMS_PER_SUBGROUP */
|
||||
radeon_opt_set_context_reg(sctx, R_028A94_VGT_GS_MAX_PRIMS_PER_SUBGROUP,
|
||||
SI_TRACKED_VGT_GS_MAX_PRIMS_PER_SUBGROUP,
|
||||
shader->gs.vgt_gs_max_prims_per_subgroup);
|
||||
if (sctx->gfx_level == GFX9) {
|
||||
radeon_opt_set_context_reg(sctx, R_028A94_VGT_GS_MAX_PRIMS_PER_SUBGROUP,
|
||||
SI_TRACKED_VGT_GS_MAX_PRIMS_PER_SUBGROUP,
|
||||
shader->gs.vgt_gs_max_prims_per_subgroup);
|
||||
}
|
||||
|
||||
if (shader->key.ge.part.gs.es->stage == MESA_SHADER_TESS_EVAL)
|
||||
radeon_opt_set_context_reg(sctx, R_028B6C_VGT_TF_PARAM, SI_TRACKED_VGT_TF_PARAM,
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue