fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 07:18:17 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

anv,iris: prefix the argument format with XI for a upcoming refactor

Browse source 
Backport-to: 24.2
Signed-off-by: Rohan Garg <rohan.garg@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/30690>
(cherry picked from commit c1af71c9c2)
This commit is contained in:
Rohan Garg 2024-08-19 12:00:19 +02:00 • committed by Eric Engestrom
parent dd89329cc6
commit 906fd7ff48
4 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
.pick_status.json
View file

@ -204,7 +204,7 @@
"description": "anv,iris: prefix the argument format with XI for a upcoming refactor",
"nominated": true,
"nomination_type": 4,
"resolution": 0,
"resolution": 1,
"main_sha": null,
"because_sha": null,
"notes": null

2
src/gallium/drivers/iris/iris_state.c
View file

@ -8640,7 +8640,7 @@ iris_upload_indirect_render_state(struct iris_context *ice,
iris_emit_cmd(batch, GENX(EXECUTE_INDIRECT_DRAW), ind) {
ind.ArgumentFormat =
draw->index_size > 0 ? DRAWINDEXED : DRAW;
draw->index_size > 0 ? XI_DRAWINDEXED : XI_DRAW;
ind.PredicateEnable = use_predicate;
ind.TBIMREnabled = ice->state.use_tbimr;
ind.MaxCount = indirect->draw_count;

2
src/intel/genxml/gen125.xml
View file

@ -1669,7 +1669,7 @@
<field name="DWord Length" start="0" end="7" type="uint" default="4" />
<field name="Predicate Enable" start="8" end="8" type="bool" />
<field name="TBIMR Enabled" start="9" end="9" type="uint" />
<field name="Argument Format" start="10" end="11" type="uint">
<field name="Argument Format" start="10" end="11" type="uint" prefix="XI">
<value name="DRAW" value="0" />
<value name="DRAWINDEXED" value="1" />
<value name="MESH_3D" value="2" />

2
src/intel/vulkan/genX_cmd_draw.c
View file

@ -1702,7 +1702,7 @@ emit_indirect_draws(struct anv_cmd_buffer *cmd_buffer,
#if GFX_VERx10 >= 125
genX(emit_breakpoint)(&cmd_buffer->batch, cmd_buffer->device, true);
anv_batch_emit(&cmd_buffer->batch, GENX(EXECUTE_INDIRECT_DRAW), ind) {
ind.ArgumentFormat = indexed ? DRAWINDEXED : DRAW;
ind.ArgumentFormat = indexed ? XI_DRAWINDEXED : XI_DRAW;
ind.TBIMREnabled = cmd_buffer->state.gfx.dyn_state.use_tbimr;
ind.PredicateEnable =
cmd_buffer->state.conditional_render_enabled;