mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-06 11:38:05 +02:00
iris: add required PC for Wa_14014966230
Signed-off-by: Tapani Pälli <tapani.palli@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25671>
This commit is contained in:
parent
3cf71ddfac
commit
8ffc4bd31c
1 changed files with 11 additions and 0 deletions
|
|
@ -9042,6 +9042,17 @@ iris_emit_raw_pipe_control(struct iris_batch *batch,
|
|||
flags |= PIPE_CONTROL_DEPTH_STALL;
|
||||
}
|
||||
|
||||
/* Wa_14014966230: For COMPUTE Workload - Any PIPE_CONTROL command with
|
||||
* POST_SYNC Operation Enabled MUST be preceded by a PIPE_CONTROL
|
||||
* with CS_STALL Bit set (with No POST_SYNC ENABLED)
|
||||
*/
|
||||
if (intel_device_info_is_adln(devinfo) &&
|
||||
IS_COMPUTE_PIPELINE(batch) &&
|
||||
flags_to_post_sync_op(flags) != NoWrite) {
|
||||
iris_emit_raw_pipe_control(batch, "Wa_14014966230",
|
||||
PIPE_CONTROL_CS_STALL, NULL, 0, 0);
|
||||
}
|
||||
|
||||
/* Emit --------------------------------------------------------------- */
|
||||
|
||||
if (INTEL_DEBUG(DEBUG_PIPE_CONTROL)) {
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue