fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-06 19:40:10 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

intel: Add debug flags for enabling Xe2+ multipolygon fragment shader dispatch modes.

Browse source 
Note that the multipolygon PS disptach modes supported by Xe2 aren't
enabled by default yet, but they can be enabled manually via
INTEL_SIMD_DEBUG=fs2x8,fs4x8,fs2x16.

Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26606>
This commit is contained in:
Francisco Jerez 2022-06-30 15:46:48 -07:00 • committed by Caio Oliveira
parent 50d084ec29
commit 8cd8d6bccc
2 changed files with 17 additions and 13 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/intel/dev/intel_debug.c
View file

@ -116,6 +116,8 @@ static const struct debug_control simd_control[] = {
{ "fs16", DEBUG_FS_SIMD16 },
{ "fs32", DEBUG_FS_SIMD32 },
{ "fs2x8", DEBUG_FS_SIMD2X8 },
{ "fs4x8", DEBUG_FS_SIMD4X8 },
{ "fs2x16", DEBUG_FS_SIMD2X16 },
{ "cs8", DEBUG_CS_SIMD8 },
{ "cs16", DEBUG_CS_SIMD16 },
{ "cs32", DEBUG_CS_SIMD32 },

28
src/intel/dev/intel_debug.h
View file

@ -118,24 +118,26 @@ extern uint32_t intel_debug_bkp_after_draw_count;
#define DEBUG_FS_SIMD16 (1ull << 1)
#define DEBUG_FS_SIMD32 (1ull << 2)
#define DEBUG_FS_SIMD2X8 (1ull << 3)
#define DEBUG_FS_SIMD4X8 (1ull << 4)
#define DEBUG_FS_SIMD2X16 (1ull << 5)
#define DEBUG_CS_SIMD8 (1ull << 4)
#define DEBUG_CS_SIMD16 (1ull << 5)
#define DEBUG_CS_SIMD32 (1ull << 6)
#define DEBUG_CS_SIMD8 (1ull << 6)
#define DEBUG_CS_SIMD16 (1ull << 7)
#define DEBUG_CS_SIMD32 (1ull << 8)
#define DEBUG_TS_SIMD8 (1ull << 7)
#define DEBUG_TS_SIMD16 (1ull << 8)
#define DEBUG_TS_SIMD32 (1ull << 9)
#define DEBUG_TS_SIMD8 (1ull << 9)
#define DEBUG_TS_SIMD16 (1ull << 10)
#define DEBUG_TS_SIMD32 (1ull << 11)
#define DEBUG_MS_SIMD8 (1ull << 10)
#define DEBUG_MS_SIMD16 (1ull << 11)
#define DEBUG_MS_SIMD32 (1ull << 12)
#define DEBUG_MS_SIMD8 (1ull << 12)
#define DEBUG_MS_SIMD16 (1ull << 13)
#define DEBUG_MS_SIMD32 (1ull << 14)
#define DEBUG_RT_SIMD8 (1ull << 13)
#define DEBUG_RT_SIMD16 (1ull << 14)
#define DEBUG_RT_SIMD32 (1ull << 15)
#define DEBUG_RT_SIMD8 (1ull << 15)
#define DEBUG_RT_SIMD16 (1ull << 16)
#define DEBUG_RT_SIMD32 (1ull << 17)
#define SIMD_DISK_CACHE_MASK ((1ull << 16) - 1)
#define SIMD_DISK_CACHE_MASK ((1ull << 18) - 1)
#ifdef HAVE_ANDROID_PLATFORM
#define LOG_TAG "INTEL-MESA"