mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-05 18:18:06 +02:00
intel: genxml: add ACTHD registers
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Matt Turner <mattst88@gmail.com>
This commit is contained in:
parent
0f195f22aa
commit
84613bf6d5
2 changed files with 32 additions and 0 deletions
|
|
@ -3348,4 +3348,20 @@
|
|||
<field name="Context Was Not Marked As Present When Doing DMA" start="15" end="15" type="bool"/>
|
||||
</register>
|
||||
|
||||
<register name="ACTHD_UDW" length="1" num="0x205c">
|
||||
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
|
||||
</register>
|
||||
|
||||
<register name="BCS_ACTHD_UDW" length="1" num="0x2205c">
|
||||
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
|
||||
</register>
|
||||
|
||||
<register name="VCS_ACTHD_UDW" length="1" num="0x1205c">
|
||||
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
|
||||
</register>
|
||||
|
||||
<register name="VECS_ACTHD_UDW" length="1" num="0x1a05c">
|
||||
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
|
||||
</register>
|
||||
|
||||
</genxml>
|
||||
|
|
|
|||
|
|
@ -3632,4 +3632,20 @@
|
|||
<field name="Context Was Not Marked As Present When Doing DMA" start="15" end="15" type="bool"/>
|
||||
</register>
|
||||
|
||||
<register name="ACTHD_UDW" length="1" num="0x205c">
|
||||
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
|
||||
</register>
|
||||
|
||||
<register name="BCS_ACTHD_UDW" length="1" num="0x2205c">
|
||||
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
|
||||
</register>
|
||||
|
||||
<register name="VCS_ACTHD_UDW" length="1" num="0x1205c">
|
||||
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
|
||||
</register>
|
||||
|
||||
<register name="VECS_ACTHD_UDW" length="1" num="0x1a05c">
|
||||
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
|
||||
</register>
|
||||
|
||||
</genxml>
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue