fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 05:08:08 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

intel/isl: Allow CCS on 3D 64bpp+ Tile64

Browse source 
The restriction is incorrectly tagged for gfx12.5.

Reviewed-by: Rohan Garg <rohan.garg@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/31880>
This commit is contained in:
Nanley Chery 2024-10-28 12:43:50 -04:00 • committed by Marge Bot
parent e32203827a
commit 84208d514e
1 changed files with 9 additions and 10 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
src/intel/isl/isl.c
View file

@ -3205,20 +3205,19 @@ isl_surf_supports_ccs(const struct isl_device *dev,
return false;
}
/* BSpec 44930: (Gfx12, Gfx12.5)
/* From BSpec 44930,
*
* "Compression of 3D Ys surfaces with 64 or 128 bpp is not supported
* in Gen12. Moreover, "Render Target Fast-clear Enable" command is
* not supported for any 3D Ys surfaces. except when Surface is a
* Procdural Texture."
* "Compression of 3D Ys surfaces with 64 or 128 bpp is not
* supported in Gen12. Moreover, "Render Target Fast-clear Enable"
* command is not supported for any 3D Ys surfaces. except when
* Surface is a Procdural Texture."
*
* Since the note applies to MTL, we apply this to TILE64 too.
* It's not clear where the exception applies, but either way, we
* don't support Procedural Textures.
*/
uint32_t format_bpb = isl_format_get_layout(surf->format)->bpb;
if (surf->dim == ISL_SURF_DIM_3D &&
(surf->tiling == ISL_TILING_ICL_Ys ||
isl_tiling_is_64(surf->tiling)) &&
(format_bpb == 64 || format_bpb == 128))
surf->tiling == ISL_TILING_ICL_Ys &&
isl_format_get_layout(surf->format)->bpb >= 64)
return false;
}
} else if (ISL_GFX_VER(dev) < 12) {