fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-04 20:38:06 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

radv: tune primitive binning for small chips

Browse source 
Based on PAL and RadeonSI.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/4144>
This commit is contained in:
Samuel Pitoiset 2020-03-11 08:57:37 +01:00 • committed by Marge Bot
parent 22d3e047e5
commit 74e7b442f2
1 changed files with 7 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
src/amd/vulkan/radv_pipeline.c
View file

@ -3477,8 +3477,13 @@ radv_get_binning_settings(const struct radv_physical_device *pdev)
{
struct radv_binning_settings settings;
if (pdev->rad_info.has_dedicated_vram) {
settings.context_states_per_bin = 1;
settings.persistent_states_per_bin = 1;
if (pdev->rad_info.num_render_backends > 4) {
settings.context_states_per_bin = 1;
settings.persistent_states_per_bin = 1;
} else {
settings.context_states_per_bin = 3;
settings.persistent_states_per_bin = 8;
}
settings.fpovs_per_batch = 63;
} else {
/* The context states are affected by the scissor bug. */