fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-07 07:08:04 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 4

amd/drm-shim: add navi21

Browse source 
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/23072>
This commit is contained in:
Samuel Pitoiset 2023-05-17 09:52:35 +02:00 • committed by Marge Bot
parent e5536173dc
commit 714ae97669
1 changed files with 129 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

129
src/amd/drm-shim/amdgpu_devices.c
View file

@ -1317,6 +1317,135 @@ const struct amdgpu_device amdgpu_devices[] = {
.max_allocation = 24930671616,
},
},
},
{
.name = "navi21",
.radeon_family = CHIP_NAVI21,
.hw_ip_gfx = {
.hw_ip_version_major = 10,
.hw_ip_version_minor = 0,
.capabilities_flags = 0llu,
.ib_start_alignment = 32,
.ib_size_alignment = 32,
.available_rings = 0x1,
.ip_discovery_version = 0xa0300,
},
.hw_ip_compute = {
.hw_ip_version_major = 10,
.hw_ip_version_minor = 0,
.capabilities_flags = 0llu,
.ib_start_alignment = 32,
.ib_size_alignment = 32,
.available_rings = 0xf,
.ip_discovery_version = 0xa0300,
},
.fw_gfx_me = {
.ver = 64,
.feature = 42,
},
.fw_gfx_pfp = {
.ver = 95,
.feature = 42,
},
.fw_gfx_mec = {
.ver = 104,
.feature = 42,
},
.mmr_regs = {
0x263e, 0xffffffff, 0x00000444,
},
.mmr_reg_count = 1,
.dev = {
.device_id = 0x73bf,
.chip_rev = 0x01,
.external_rev = 0x29,
.pci_rev = 0xc3,
.family = AMDGPU_FAMILY_NV,
.num_shader_engines = 4,
.num_shader_arrays_per_engine = 2,
.gpu_counter_freq = 100000,
.max_engine_clock = 2475000llu,
.max_memory_clock = 1000000llu,
.cu_active_number = 60,
.cu_ao_mask = 0x3ffff,
.cu_bitmap = {
{ 0x3ff, 0x3ff, 0x0, 0x0, },
{ 0x0, 0x0, 0x0, 0x0, },
{ 0x3ff, 0x3ff, 0x0, 0x0, },
{ 0x3ff, 0x3ff, 0x0, 0x0, },
},
.enabled_rb_pipes_mask = 0xff0f,
.num_rb_pipes = 16,
.num_hw_gfx_contexts = 8,
.pcie_gen = 3,
.ids_flags = 0x0llu,
.virtual_address_offset = 0x200000llu,
.virtual_address_max = 0x800000000000llu,
.virtual_address_alignment = 4096,
.pte_fragment_size = 2097152,
.gart_page_size = 4096,
.ce_ram_size = 65536,
.vram_type = 9,
.vram_bit_width = 256,
.vce_harvest_config = 0,
.gc_double_offchip_lds_buf = 1,
.prim_buf_gpu_addr = 0llu,
.pos_buf_gpu_addr = 0llu,
.cntl_sb_buf_gpu_addr = 0llu,
.param_buf_gpu_addr = 0llu,
.prim_buf_size = 0,
.pos_buf_size = 0,
.cntl_sb_buf_size = 0,
.param_buf_size = 0,
.wave_front_size = 32,
.num_shader_visible_vgprs = 1024,
.num_cu_per_sh = 10,
.num_tcc_blocks = 16,
.gs_vgt_table_depth = 32,
.gs_prim_buffer_depth = 1792,
.max_gs_waves_per_vgt = 32,
.pcie_num_lanes = 16,
.cu_ao_bitmap = {
{ 0x3ff, 0x3ff, 0x0, 0x0, },
{ 0x0, 0x0, 0x0, 0x0, },
{ 0x3ff, 0x3ff, 0x0, 0x0, },
{ 0x3ff, 0x3ff, 0x0, 0x0, },
},
.high_va_offset = 0xffff800000000000llu,
.high_va_max = 0xffffffffffe00000llu,
.pa_sc_tile_steering_override = 0,
.tcc_disabled_mask = 0llu,
.min_engine_clock = 500000llu,
.min_memory_clock = 96000llu,
.tcp_cache_size = 0,
.num_sqc_per_wgp = 0,
.sqc_data_cache_size = 0,
.sqc_inst_cache_size = 0,
.gl1c_cache_size = 0,
.gl2c_cache_size = 0,
.mall_size = 134217728llu,
.enabled_rb_pipes_mask_hi = 0,
},
.mem = {
.vram = {
.total_heap_size = 17163091968,
.usable_heap_size = 17128448000,
.heap_usage = 817770496,
.max_allocation = 12846336000,
},
.cpu_accessible_vram = {
.total_heap_size = 268435456,
.usable_heap_size = 273055744,
.heap_usage = 246521856,
.max_allocation = 204791808,
},
.gtt = {
.total_heap_size = 16746784768,
.usable_heap_size = 16733624320,
.heap_usage = 499445760,
.max_allocation = 12550218240,
},
},
}
};