fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 11:48:06 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

intel: genxml: add FAULT_REG register

Browse source 
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: Matt Turner <mattst88@gmail.com>
This commit is contained in:
Lionel Landwerlin 2017-03-10 14:27:53 +00:00
parent ca2771fa18
commit 6f260ff049
5 changed files with 206 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

48
src/intel/genxml/gen6.xml
View file

@ -2087,4 +2087,52 @@
<field name="Unloaded PD Error" start="8" end="8" type="bool"/>
</register>
<register name="BCS_FAULT_REG" length="1" num="0x4294">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
<register name="RCS_FAULT_REG" length="1" num="0x4094">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
<register name="VCS_FAULT_REG" length="1" num="0x4194">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
</genxml>

48
src/intel/genxml/gen7.xml
View file

@ -2676,4 +2676,52 @@
<field name="Invalid GTT page table entry" start="7" end="7" type="bool"/>
</register>
<register name="BCS_FAULT_REG" length="1" num="0x4294">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
<register name="RCS_FAULT_REG" length="1" num="0x4094">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
<register name="VCS_FAULT_REG" length="1" num="0x4194">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
</genxml>

64
src/intel/genxml/gen75.xml
View file

@ -3100,4 +3100,68 @@
<field name="Invalid GTT page table entry" start="7" end="7" type="bool"/>
</register>
<register name="BCS_FAULT_REG" length="1" num="0x4294">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
<register name="RCS_FAULT_REG" length="1" num="0x4094">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
<register name="VECS_FAULT_REG" length="1" num="0x4394">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
<register name="VCS_FAULT_REG" length="1" num="0x4194">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Page Fault" value="0"/>
<value name="Invalid PD Fault" value="1"/>
<value name="Unloaded PD Fault" value="2"/>
<value name="Invalid and Unloaded PD fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="1" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Virtual Address of Fault" start="12" end="31" type="address"/>
</register>
</genxml>

23
src/intel/genxml/gen8.xml
View file

@ -3364,4 +3364,27 @@
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
</register>
<register name="FAULT_REG" length="1" num="0x4094">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Invalid PTE Fault" value="0"/>
<value name="Invalid PDE Fault" value="1"/>
<value name="Invalid PDPE Fault" value="2"/>
<value name="Invalid PML4E Fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="11" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Engine ID" start="12" end="14" type="uint">
<value name="GFX" value="0"/>
<value name="MFX0" value="1"/>
<value name="MFX1" value="2"/>
<value name="VEBX" value="3"/>
<value name="BLT" value="4"/>
<value name="GUC" value="5"/>
</field>
</register>
</genxml>

23
src/intel/genxml/gen9.xml
View file

@ -3648,4 +3648,27 @@
<field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
</register>
<register name="FAULT_REG" length="1" num="0x4094">
<field name="Valid Bit" start="0" end="0" type="bool"/>
<field name="Fault Type" start="1" end="2" type="uint">
<value name="Invalid PTE Fault" value="0"/>
<value name="Invalid PDE Fault" value="1"/>
<value name="Invalid PDPE Fault" value="2"/>
<value name="Invalid PML4E Fault" value="3"/>
</field>
<field name= "SRCID of Fault" start="3" end="10" type="uint"/>
<field name="GTTSEL" start="11" end="11" type="uint">
<value name="PPGTT" value="0"/>
<value name="GGTT" value="1"/>
</field>
<field name="Engine ID" start="12" end="14" type="uint">
<value name="GFX" value="0"/>
<value name="MFX0" value="1"/>
<value name="MFX1" value="2"/>
<value name="VEBX" value="3"/>
<value name="BLT" value="4"/>
<value name="GUC" value="5"/>
</field>
</register>
</genxml>