fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 20:18:12 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

anv: Fix support for indirect SBTs on Xe3+
Some checks are pending
macOS-CI / macOS-CI (dri) (push) Waiting to run
Details
macOS-CI / macOS-CI (xlib) (push) Waiting to run
Details

Browse source 
Fixes: 6deb195 ("anv: Update RT dispatch globals to use 64bit data structure")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/41004>
This commit is contained in:
Calder Young 2026-04-09 15:12:11 -07:00 • committed by Marge Bot
parent 8f7309d9a9
commit 6aabe5482e
2 changed files with 81 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/intel/genxml/meson.build
View file

@ -82,6 +82,9 @@ genX_bits_included_symbols = [
'RT_DISPATCH_GLOBALS::Hit Group Table',
'RT_DISPATCH_GLOBALS::Miss Group Table',
'RT_DISPATCH_GLOBALS::Callable Group Table',
'RT_DISPATCH_GLOBALS::Hit Group Stride',
'RT_DISPATCH_GLOBALS::Miss Group Stride',
'RT_DISPATCH_GLOBALS::Callable Group Stride',
'RT_DISPATCH_GLOBALS::Launch Width',
'RT_DISPATCH_GLOBALS::Launch Height',
'RT_DISPATCH_GLOBALS::Launch Depth',

78
src/intel/vulkan/genX_cmd_compute.c
View file

@ -1033,6 +1033,7 @@ cmd_buffer_emit_rt_dispatch_globals(struct anv_cmd_buffer *cmd_buffer,
return rtdg_state;
}
#if GFX_VER < 30
static struct mi_value
mi_build_sbt_entry(struct mi_builder *b,
uint64_t addr_field_addr,
@ -1044,6 +1045,7 @@ mi_build_sbt_entry(struct mi_builder *b,
mi_ishl_imm(b, mi_mem32(anv_address_from_u64(stride_field_addr)),
48));
}
#endif
static struct anv_state
cmd_buffer_emit_rt_dispatch_globals_indirect(struct anv_cmd_buffer *cmd_buffer,
@ -1089,6 +1091,7 @@ cmd_buffer_emit_rt_dispatch_globals_indirect(struct anv_cmd_buffer *cmd_buffer,
/* Fill the MissGroupTable, HitGroupTable & CallableGroupTable fields of
* RT_DISPATCH_GLOBALS using the mi_builder.
*/
#if GFX_VER < 30
mi_store(&b,
mi_mem64(
anv_address_add(
@ -1125,7 +1128,82 @@ cmd_buffer_emit_rt_dispatch_globals_indirect(struct anv_cmd_buffer *cmd_buffer,
params->indirect_sbts_addr +
offsetof(VkTraceRaysIndirectCommand2KHR,
callableShaderBindingTableStride)));
#else
mi_store(&b,
mi_mem64(
anv_address_add(
rtdg_addr,
GENX(RT_DISPATCH_GLOBALS_MissGroupTable_start) / 8)),
mi_mem64(
anv_address_from_u64(
params->indirect_sbts_addr +
offsetof(VkTraceRaysIndirectCommand2KHR,
missShaderBindingTableAddress))));
mi_store(&b,
mi_mem64(
anv_address_add(
rtdg_addr,
GENX(RT_DISPATCH_GLOBALS_HitGroupTable_start) / 8)),
mi_mem64(
anv_address_from_u64(
params->indirect_sbts_addr +
offsetof(VkTraceRaysIndirectCommand2KHR,
hitShaderBindingTableAddress))));
mi_store(&b,
mi_mem64(
anv_address_add(
rtdg_addr,
GENX(RT_DISPATCH_GLOBALS_CallableGroupTable_start) / 8)),
mi_mem64(
anv_address_from_u64(
params->indirect_sbts_addr +
offsetof(VkTraceRaysIndirectCommand2KHR,
callableShaderBindingTableAddress))));
/* The hit and miss group stride on Xe3+ are smashed into the same dword,
* along with the max bvh levels.
*/
struct mi_value hit_stride_bits =
mi_ishl_imm(&b,
mi_iand(&b,
mi_mem32(
anv_address_from_u64(
params->indirect_sbts_addr +
offsetof(VkTraceRaysIndirectCommand2KHR,
hitShaderBindingTableStride))),
mi_imm(BITFIELD_MASK(13))),
GENX(RT_DISPATCH_GLOBALS_HitGroupStride_start) % 32);
struct mi_value miss_stride_bits =
mi_ishl_imm(&b,
mi_iand(&b,
mi_mem32(
anv_address_from_u64(
params->indirect_sbts_addr +
offsetof(VkTraceRaysIndirectCommand2KHR,
missShaderBindingTableStride))),
mi_imm(BITFIELD_MASK(13))),
GENX(RT_DISPATCH_GLOBALS_MissGroupStride_start) % 32);
mi_store(&b,
mi_mem32(
anv_address_add(
rtdg_addr,
GENX(RT_DISPATCH_GLOBALS_HitGroupStride_start) / 32 * 4)),
mi_ior(&b,
mi_ior(&b, hit_stride_bits, miss_stride_bits),
mi_imm(BRW_RT_MAX_BVH_LEVELS)));
mi_store(&b,
mi_mem32(
anv_address_add(
rtdg_addr,
GENX(RT_DISPATCH_GLOBALS_CallableGroupStride_start) / 8)),
mi_iand(&b,
mi_mem32(
anv_address_from_u64(
params->indirect_sbts_addr +
offsetof(VkTraceRaysIndirectCommand2KHR,
callableShaderBindingTableStride))),
mi_imm(BITFIELD_MASK(13))));
#endif
return rtdg_state;
}