fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 07:28:11 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

radeonsi/vcn: add enc quality bits interface

Browse source 
- define quality_level interface in mesa
- interprete quality_level to internal modes

Signed-off-by: Ruijing Dong <ruijing.dong@amd.com>
Reviewed-by: Boyuan Zhang <boyuan.zhang@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/17994>
This commit is contained in:
Ruijing Dong 2022-08-08 17:47:33 -04:00 • committed by Marge Bot
parent a727ec83ba
commit 60f0a182e1
2 changed files with 34 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
src/gallium/drivers/radeonsi/radeon_vcn_enc.c
View file

@ -38,11 +38,28 @@
static const unsigned index_to_shifts[4] = {24, 16, 8, 0};
/* set quality modes from the input */
static void radeon_vcn_enc_quality_modes(struct radeon_encoder *enc,
struct pipe_enc_quality_modes *in)
{
rvcn_enc_quality_modes_t *p = &enc->enc_pic.quality_modes;
p->preset_mode = in->preset_mode > RENCODE_PRESET_MODE_QUALITY
? RENCODE_PRESET_MODE_QUALITY
: in->preset_mode;
p->pre_encode_mode = in->pre_encode_mode ? RENCODE_PREENCODE_MODE_4X
: RENCODE_PREENCODE_MODE_NONE;
p->vbaq_mode = in->vbaq_mode ? RENCODE_VBAQ_AUTO : RENCODE_VBAQ_NONE;
}
static void radeon_vcn_enc_get_param(struct radeon_encoder *enc, struct pipe_picture_desc *picture)
{
if (u_reduce_video_profile(picture->profile) == PIPE_VIDEO_FORMAT_MPEG4_AVC) {
struct pipe_h264_enc_picture_desc *pic = (struct pipe_h264_enc_picture_desc *)picture;
enc->enc_pic.picture_type = pic->picture_type;
enc->enc_pic.bit_depth_luma_minus8 = 0;
enc->enc_pic.bit_depth_chroma_minus8 = 0;
radeon_vcn_enc_quality_modes(enc, &pic->quality_modes);
enc->enc_pic.frame_num = pic->frame_num;
enc->enc_pic.pic_order_cnt = pic->pic_order_cnt;
enc->enc_pic.pic_order_cnt_type = pic->pic_order_cnt_type;
@ -107,12 +124,14 @@ static void radeon_vcn_enc_get_param(struct radeon_encoder *enc, struct pipe_pic
enc->enc_pic.spec_misc.cabac_enable = pic->pic_ctrl.enc_cabac_enable;
else
enc->enc_pic.spec_misc.cabac_enable = false;
enc->enc_pic.spec_misc.cabac_init_idc = enc->enc_pic.spec_misc.cabac_enable ? pic->pic_ctrl.enc_cabac_init_idc : 0;
} else if (u_reduce_video_profile(picture->profile) == PIPE_VIDEO_FORMAT_HEVC) {
struct pipe_h265_enc_picture_desc *pic = (struct pipe_h265_enc_picture_desc *)picture;
enc->enc_pic.picture_type = pic->picture_type;
enc->enc_pic.frame_num = pic->frame_num;
radeon_vcn_enc_quality_modes(enc, &pic->quality_modes);
enc->enc_pic.pic_order_cnt = pic->pic_order_cnt;
enc->enc_pic.pic_order_cnt_type = pic->pic_order_cnt_type;
enc->enc_pic.ref_idx_l0 = pic->ref_idx_l0;

15
src/gallium/drivers/radeonsi/radeon_vcn_enc.h
View file

@ -54,6 +54,13 @@
#define RENCODE_PREENCODE_MODE_2X 0x00000002
#define RENCODE_PREENCODE_MODE_4X 0x00000004
#define RENCODE_VBAQ_NONE 0x00000000
#define RENCODE_VBAQ_AUTO 0x00000001
#define RENCODE_PRESET_MODE_SPEED 0x00000000
#define RENCODE_PRESET_MODE_BALANCE 0x00000001
#define RENCODE_PRESET_MODE_QUALITY 0x00000002
#define RENCODE_H264_SLICE_CONTROL_MODE_FIXED_MBS 0x00000000
#define RENCODE_H264_SLICE_CONTROL_MODE_FIXED_BITS 0x00000001
@ -426,6 +433,13 @@ typedef struct rvcn_enc_cmd_s {
uint32_t output_format;
} rvcn_enc_cmd_t;
typedef struct rvcn_enc_quality_modes_s
{
unsigned pre_encode_mode;
unsigned vbaq_mode;
unsigned preset_mode;
} rvcn_enc_quality_modes_t;
typedef void (*radeon_enc_get_buffer)(struct pipe_resource *resource, struct pb_buffer **handle,
struct radeon_surf **surface);
@ -467,6 +481,7 @@ struct radeon_enc_pic {
unsigned temporal_id;
unsigned num_temporal_layers;
unsigned temporal_layer_pattern_index;
rvcn_enc_quality_modes_t quality_modes;
bool not_referenced;
bool is_idr;